]> git.saurik.com Git - apple/xnu.git/blob - osfmk/arm/trap.c
projects / apple / xnu.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
xnu-7195.101.1.tar.gz
[apple/xnu.git] / osfmk / arm / trap.c
1 /*
2 * Copyright (c) 2007 Apple Inc. All rights reserved.
3 *
4 * @APPLE_OSREFERENCE_LICENSE_HEADER_START@
5 *
6 * This file contains Original Code and/or Modifications of Original Code
7 * as defined in and that are subject to the Apple Public Source License
8 * Version 2.0 (the 'License'). You may not use this file except in
9 * compliance with the License. The rights granted to you under the License
10 * may not be used to create, or enable the creation or redistribution of,
11 * unlawful or unlicensed copies of an Apple operating system, or to
12 * circumvent, violate, or enable the circumvention or violation of, any
13 * terms of an Apple operating system software license agreement.
14 *
15 * Please obtain a copy of the License at
16 * http://www.opensource.apple.com/apsl/ and read it before using this file.
17 *
18 * The Original Code and all software distributed under the License are
19 * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER
20 * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
21 * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
22 * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT.
23 * Please see the License for the specific language governing rights and
24 * limitations under the License.
25 *
26 * @APPLE_OSREFERENCE_LICENSE_HEADER_END@
27 */
28 #include <kern/debug.h>
29 #include <mach_kdp.h>
30 #include <machine/endian.h>
31 #include <mach/mach_types.h>
32 #include <mach/boolean.h>
33 #include <mach/vm_prot.h>
34 #include <mach/vm_types.h>
35 #include <mach/mach_traps.h>
36
37 #include <mach/exception.h>
38 #include <mach/kern_return.h>
39 #include <mach/vm_param.h>
40 #include <mach/message.h>
41 #include <mach/machine/thread_status.h>
42
43 #include <vm/vm_page.h>
44 #include <vm/pmap.h>
45 #include <vm/vm_fault.h>
46 #include <vm/vm_kern.h>
47
48 #include <kern/ast.h>
49 #include <kern/thread.h>
50 #include <kern/task.h>
51 #include <kern/sched_prim.h>
52
53 #include <sys/kdebug.h>
54 #include <kperf/kperf.h>
55
56 #include <arm/trap.h>
57 #include <arm/caches_internal.h>
58 #include <arm/cpu_data_internal.h>
59 #include <arm/machdep_call.h>
60 #include <arm/machine_routines.h>
61 #include <arm/misc_protos.h>
62 #include <arm/setjmp.h>
63 #include <arm/proc_reg.h>
64
65 /*
66 * External function prototypes.
67 */
68 #include <kern/syscall_sw.h>
69 #include <kern/host.h>
70 #include <kern/processor.h>
71
72
73 #if CONFIG_DTRACE
74 extern kern_return_t dtrace_user_probe(arm_saved_state_t* regs, unsigned int instr);
75 extern boolean_t dtrace_tally_fault(user_addr_t);
76
77 /* Traps for userland processing. Can't include bsd/sys/fasttrap_isa.h, so copy and paste the trap instructions
78 * over from that file. Need to keep these in sync! */
79 #define FASTTRAP_ARM_INSTR 0xe7ffdefc
80 #define FASTTRAP_THUMB_INSTR 0xdefc
81
82 #define FASTTRAP_ARM_RET_INSTR 0xe7ffdefb
83 #define FASTTRAP_THUMB_RET_INSTR 0xdefb
84
85 /* See <rdar://problem/4613924> */
86 perfCallback tempDTraceTrapHook = NULL; /* Pointer to DTrace fbt trap hook routine */
87 #endif
88
89 #define COPYIN(dst, src, size) \
90 ((regs->cpsr & PSR_MODE_MASK) != PSR_USER_MODE) ? \
91 copyin_kern(dst, src, size) \
92 : \
93 copyin(dst, src, size)
94
95 #define COPYOUT(src, dst, size) \
96 ((regs->cpsr & PSR_MODE_MASK) != PSR_USER_MODE) ? \
97 copyout_kern(src, dst, size) \
98 : \
99 copyout(src, dst, size)
100
101 /* Second-level exception handlers forward declarations */
102 void sleh_undef(struct arm_saved_state *, struct arm_vfpsaved_state *);
103 void sleh_abort(struct arm_saved_state *, int);
104 static kern_return_t sleh_alignment(struct arm_saved_state *);
105 static void panic_with_thread_kernel_state(const char *msg, arm_saved_state_t *regs);
106
107 int sleh_alignment_count = 0;
108 int trap_on_alignment_fault = 0;
109
110 /*
111 * Routine: sleh_undef
112 * Function: Second level exception handler for undefined exception
113 */
114
115 void
116 sleh_undef(struct arm_saved_state * regs, struct arm_vfpsaved_state * vfp_ss __unused)
117 {
118 exception_type_t exception = EXC_BAD_INSTRUCTION;
119 mach_exception_data_type_t code[2] = {EXC_ARM_UNDEFINED};
120 mach_msg_type_number_t codeCnt = 2;
121 thread_t thread = current_thread();
122 vm_offset_t recover;
123
124 recover = thread->recover;
125 thread->recover = 0;
126
127 getCpuDatap()->cpu_stat.undef_ex_cnt++;
128
129 /* Inherit the interrupt masks from previous */
130 if (!(regs->cpsr & PSR_INTMASK)) {
131 ml_set_interrupts_enabled(TRUE);
132 }
133
134 #if CONFIG_DTRACE
135 if (tempDTraceTrapHook) {
136 if (tempDTraceTrapHook(exception, regs, 0, 0) == KERN_SUCCESS) {
137 /*
138 * If it succeeds, we are done...
139 */
140 goto exit;
141 }
142 }
143
144 /* Check to see if we've hit a userland probe */
145 if ((regs->cpsr & PSR_MODE_MASK) == PSR_USER_MODE) {
146 if (regs->cpsr & PSR_TF) {
147 uint16_t instr = 0;
148
149 if (COPYIN((user_addr_t)(regs->pc), (char *)&instr, (vm_size_t)(sizeof(uint16_t))) != KERN_SUCCESS) {
150 goto exit;
151 }
152
153 if (instr == FASTTRAP_THUMB_INSTR || instr == FASTTRAP_THUMB_RET_INSTR) {
154 if (dtrace_user_probe(regs, instr) == KERN_SUCCESS) {
155 /* If it succeeds, we are done... */
156 goto exit;
157 }
158 }
159 } else {
160 uint32_t instr = 0;
161
162 if (COPYIN((user_addr_t)(regs->pc), (char *)&instr, (vm_size_t)(sizeof(uint32_t))) != KERN_SUCCESS) {
163 goto exit;
164 }
165
166 if (instr == FASTTRAP_ARM_INSTR || instr == FASTTRAP_ARM_RET_INSTR) {
167 if (dtrace_user_probe(regs, instr) == KERN_SUCCESS) {
168 /* If it succeeds, we are done... */
169 goto exit;
170 }
171 }
172 }
173 }
174 #endif /* CONFIG_DTRACE */
175
176
177 if (regs->cpsr & PSR_TF) {
178 unsigned short instr = 0;
179
180 if (COPYIN((user_addr_t)(regs->pc), (char *)&instr, (vm_size_t)(sizeof(unsigned short))) != KERN_SUCCESS) {
181 goto exit;
182 }
183
184 if (IS_THUMB32(instr)) {
185 unsigned int instr32;
186
187 instr32 = (instr << 16);
188
189 if (COPYIN((user_addr_t)(((unsigned short *) (regs->pc)) + 1), (char *)&instr, (vm_size_t)(sizeof(unsigned short))) != KERN_SUCCESS) {
190 goto exit;
191 }
192
193 instr32 |= instr;
194 code[1] = instr32;
195
196 #if __ARM_VFP__
197 if (IS_THUMB_VFP(instr32)) {
198 /* We no longer manage FPEXC beyond bootstrap, so verify that VFP is still enabled. */
199 if (!get_vfp_enabled()) {
200 panic("VFP was disabled (thumb); VFP should always be enabled");
201 }
202 }
203 #endif
204 } else {
205 /* I don't believe we have any 16 bit VFP instructions, so just set code[1]. */
206 code[1] = instr;
207
208 if (IS_THUMB_GDB_TRAP(instr)) {
209 exception = EXC_BREAKPOINT;
210 code[0] = EXC_ARM_BREAKPOINT;
211 }
212 }
213 } else {
214 uint32_t instr = 0;
215
216 if (COPYIN((user_addr_t)(regs->pc), (char *)&instr, (vm_size_t)(sizeof(uint32_t))) != KERN_SUCCESS) {
217 goto exit;
218 }
219
220 code[1] = instr;
221 #if __ARM_VFP__
222 if (IS_ARM_VFP(instr)) {
223 /* We no longer manage FPEXC beyond bootstrap, so verify that VFP is still enabled. */
224 if (!get_vfp_enabled()) {
225 panic("VFP was disabled (arm); VFP should always be enabled");
226 }
227 }
228 #endif
229
230 if (IS_ARM_GDB_TRAP(instr)) {
231 exception = EXC_BREAKPOINT;
232 code[0] = EXC_ARM_BREAKPOINT;
233 }
234 }
235
236 if (!((regs->cpsr & PSR_MODE_MASK) == PSR_USER_MODE)) {
237 boolean_t intr;
238
239 intr = ml_set_interrupts_enabled(FALSE);
240
241 if (exception == EXC_BREAKPOINT) {
242 /* Save off the context here (so that the debug logic
243 * can see the original state of this thread).
244 */
245 vm_offset_t kstackptr = current_thread()->machine.kstackptr;
246 copy_signed_thread_state((arm_saved_state_t *)kstackptr, regs);
247
248 DebuggerCall(exception, regs);
249 (void) ml_set_interrupts_enabled(intr);
250 goto exit;
251 }
252 panic_with_thread_kernel_state("undefined kernel instruction", regs);
253
254 (void) ml_set_interrupts_enabled(intr);
255 } else {
256 exception_triage(exception, code, codeCnt);
257 /* NOTREACHED */
258 }
259
260 exit:
261 if (recover) {
262 thread->recover = recover;
263 }
264 }
265
266 /*
267 * Routine: sleh_abort
268 * Function: Second level exception handler for abort(Pref/Data)
269 */
270
271 void
272 sleh_abort(struct arm_saved_state * regs, int type)
273 {
274 int status;
275 int debug_status = 0;
276 int spsr;
277 int exc = EXC_BAD_ACCESS;
278 mach_exception_data_type_t codes[2];
279 vm_map_t map;
280 vm_map_address_t vaddr;
281 vm_map_address_t fault_addr;
282 vm_prot_t fault_type;
283 kern_return_t result;
284 vm_offset_t recover;
285 thread_t thread = current_thread();
286 boolean_t intr;
287
288 recover = thread->recover;
289 thread->recover = 0;
290
291 status = regs->fsr & FSR_MASK;
292 spsr = regs->cpsr;
293
294 /* The DSFR/IFSR.ExT bit indicates "IMPLEMENTATION DEFINED" classification.
295 * Allow a platform-level error handler to decode it.
296 */
297 if ((regs->fsr) & FSR_EXT) {
298 cpu_data_t *cdp = getCpuDatap();
299
300 if (cdp->platform_error_handler != NULL) {
301 cdp->platform_error_handler(cdp->cpu_id, 0);
302 /* If a platform error handler is registered, expect it to panic, not fall through */
303 panic("Unexpected return from platform_error_handler");
304 }
305 }
306
307 /* Done with asynchronous handling; re-enable here so that subsequent aborts are taken as early as possible. */
308 reenable_async_aborts();
309
310 if (ml_at_interrupt_context()) {
311 #if CONFIG_DTRACE
312 if (!(thread->t_dtrace_inprobe))
313 #endif /* CONFIG_DTRACE */
314 {
315 panic_with_thread_kernel_state("sleh_abort at interrupt context", regs);
316 }
317 }
318
319 fault_addr = vaddr = regs->far;
320
321 if (type == T_DATA_ABT) {
322 getCpuDatap()->cpu_stat.data_ex_cnt++;
323 } else { /* T_PREFETCH_ABT */
324 getCpuDatap()->cpu_stat.instr_ex_cnt++;
325 fault_type = VM_PROT_READ | VM_PROT_EXECUTE;
326 }
327
328 if (status == FSR_DEBUG) {
329 debug_status = arm_debug_read_dscr() & ARM_DBGDSCR_MOE_MASK;
330 }
331
332 /* Inherit the interrupt masks from previous */
333 if (!(spsr & PSR_INTMASK)) {
334 ml_set_interrupts_enabled(TRUE);
335 }
336
337 if (type == T_DATA_ABT) {
338 /*
339 * Now that interrupts are reenabled, we can perform any needed
340 * copyin operations.
341 *
342 * Because we have reenabled interrupts, any instruction copy
343 * must be a copyin, even on UP systems.
344 */
345
346 if (regs->fsr & DFSR_WRITE) {
347 fault_type = (VM_PROT_READ | VM_PROT_WRITE);
348 /* Cache operations report faults as write access, change these to read access */
349 /* Cache operations are invoked from arm mode for now */
350 if (!(regs->cpsr & PSR_TF)) {
351 unsigned int ins = 0;
352
353 if (COPYIN((user_addr_t)(regs->pc), (char *)&ins, (vm_size_t)(sizeof(unsigned int))) != KERN_SUCCESS) {
354 goto exit;
355 }
356
357 if (arm_mcr_cp15(ins) || arm_mcrr_cp15(ins)) {
358 fault_type = VM_PROT_READ;
359 }
360 }
361 } else {
362 fault_type = VM_PROT_READ;
363 /*
364 * DFSR is not getting the "write" bit set
365 * when a swp instruction is encountered (even when it is
366 * a write fault.
367 */
368 if (!(regs->cpsr & PSR_TF)) {
369 unsigned int ins = 0;
370
371 if (COPYIN((user_addr_t)(regs->pc), (char *)&ins, (vm_size_t)(sizeof(unsigned int))) != KERN_SUCCESS) {
372 goto exit;
373 }
374
375 if ((ins & ARM_SWP_MASK) == ARM_SWP) {
376 fault_type = VM_PROT_WRITE;
377 }
378 }
379 }
380 }
381
382 if ((spsr & PSR_MODE_MASK) != PSR_USER_MODE) {
383 /* Fault in kernel mode */
384
385 if ((status == FSR_DEBUG)
386 && ((debug_status == ARM_DBGDSCR_MOE_ASYNC_WATCHPOINT) || (debug_status == ARM_DBGDSCR_MOE_SYNC_WATCHPOINT))
387 && (recover != 0) && (getCpuDatap()->cpu_user_debug != 0)) {
388 /* If we hit a watchpoint in kernel mode, probably in a copyin/copyout which we don't want to
389 * abort. Turn off watchpoints and keep going; we'll turn them back on in load_and_go_user.
390 */
391 arm_debug_set(NULL);
392 goto exit;
393 }
394
395 if ((type == T_PREFETCH_ABT) || (status == FSR_DEBUG)) {
396 intr = ml_set_interrupts_enabled(FALSE);
397 if (status == FSR_DEBUG) {
398 DebuggerCall(EXC_BREAKPOINT, regs);
399 (void) ml_set_interrupts_enabled(intr);
400 goto exit;
401 }
402 panic_with_thread_kernel_state("prefetch abort in kernel mode", regs);
403
404 (void) ml_set_interrupts_enabled(intr);
405 } else if (TEST_FSR_VMFAULT(status)) {
406 #if CONFIG_DTRACE
407 if (thread->t_dtrace_inprobe) { /* Executing under dtrace_probe? */
408 if (dtrace_tally_fault(fault_addr)) { /* Should a fault under dtrace be ignored? */
409 /* Point to next instruction */
410 regs->pc += ((regs->cpsr & PSR_TF) && !IS_THUMB32(*((uint16_t*) (regs->pc)))) ? 2 : 4;
411 goto exit;
412 } else {
413 intr = ml_set_interrupts_enabled(FALSE);
414 panic_with_thread_kernel_state("Unexpected page fault under dtrace_probe", regs);
415
416 (void) ml_set_interrupts_enabled(intr);
417
418 goto exit;
419 }
420 }
421 #endif
422
423 if (VM_KERNEL_ADDRESS(vaddr) || thread == THREAD_NULL) {
424 map = kernel_map;
425 } else {
426 map = thread->map;
427 }
428
429 if (!TEST_FSR_TRANSLATION_FAULT(status)) {
430 /* check to see if it is just a pmap ref/modify fault */
431 result = arm_fast_fault(map->pmap, trunc_page(fault_addr), fault_type, (status == FSR_PACCESS), FALSE);
432 if (result == KERN_SUCCESS) {
433 goto exit;
434 }
435 }
436
437 /*
438 * We have to "fault" the page in.
439 */
440 result = vm_fault(map, fault_addr,
441 fault_type,
442 FALSE /* change_wiring */, VM_KERN_MEMORY_NONE,
443 (map == kernel_map) ? THREAD_UNINT : THREAD_ABORTSAFE, NULL, 0);
444
445 if (result == KERN_SUCCESS) {
446 goto exit;
447 } else {
448 /*
449 * If we have a recover handler, invoke it now.
450 */
451 if (recover != 0) {
452 regs->pc = (register_t) (recover & ~0x1);
453 regs->cpsr = (regs->cpsr & ~PSR_TF) | ((recover & 0x1) << PSR_TFb);
454 goto exit;
455 }
456 }
457 } else if ((status & FSR_ALIGN_MASK) == FSR_ALIGN) {
458 result = sleh_alignment(regs);
459 if (result == KERN_SUCCESS) {
460 goto exit;
461 } else {
462 intr = ml_set_interrupts_enabled(FALSE);
463
464 panic_with_thread_kernel_state("unaligned kernel data access", regs);
465
466 (void) ml_set_interrupts_enabled(intr);
467
468 goto exit;
469 }
470 }
471 intr = ml_set_interrupts_enabled(FALSE);
472
473 panic_plain("kernel abort type %d at pc 0x%08x, lr 0x%08x: fault_type=0x%x, fault_addr=0x%x\n"
474 "r0: 0x%08x r1: 0x%08x r2: 0x%08x r3: 0x%08x\n"
475 "r4: 0x%08x r5: 0x%08x r6: 0x%08x r7: 0x%08x\n"
476 "r8: 0x%08x r9: 0x%08x r10: 0x%08x r11: 0x%08x\n"
477 "r12: 0x%08x sp: 0x%08x lr: 0x%08x pc: 0x%08x\n"
478 "cpsr: 0x%08x fsr: 0x%08x far: 0x%08x\n",
479 type, regs->pc, regs->lr, fault_type, fault_addr,
480 regs->r[0], regs->r[1], regs->r[2], regs->r[3],
481 regs->r[4], regs->r[5], regs->r[6], regs->r[7],
482 regs->r[8], regs->r[9], regs->r[10], regs->r[11],
483 regs->r[12], regs->sp, regs->lr, regs->pc,
484 regs->cpsr, regs->fsr, regs->far);
485 }
486 /* Fault in user mode */
487
488 if (TEST_FSR_VMFAULT(status)) {
489 map = thread->map;
490
491 #if CONFIG_DTRACE
492 if (thread->t_dtrace_inprobe) { /* Executing under dtrace_probe? */
493 if (dtrace_tally_fault(fault_addr)) { /* Should a user mode fault under dtrace be ignored? */
494 if (recover) {
495 regs->pc = recover;
496 } else {
497 intr = ml_set_interrupts_enabled(FALSE);
498
499 panic_with_thread_kernel_state("copyin/out has no recovery point", regs);
500
501 (void) ml_set_interrupts_enabled(intr);
502 }
503 goto exit;
504 } else {
505 intr = ml_set_interrupts_enabled(FALSE);
506
507 panic_with_thread_kernel_state("Unexpected UMW page fault under dtrace_probe", regs);
508
509 (void) ml_set_interrupts_enabled(intr);
510
511 goto exit;
512 }
513 }
514 #endif
515
516 if (!TEST_FSR_TRANSLATION_FAULT(status)) {
517 /* check to see if it is just a pmap ref/modify fault */
518 result = arm_fast_fault(map->pmap, trunc_page(fault_addr), fault_type, (status == FSR_PACCESS), TRUE);
519 if (result == KERN_SUCCESS) {
520 goto exception_return;
521 }
522 }
523
524 /*
525 * We have to "fault" the page in.
526 */
527 result = vm_fault(map, fault_addr, fault_type,
528 FALSE /* change_wiring */, VM_KERN_MEMORY_NONE,
529 THREAD_ABORTSAFE, NULL, 0);
530 if (result == KERN_SUCCESS || result == KERN_ABORTED) {
531 goto exception_return;
532 }
533
534 /*
535 * KERN_FAILURE here means preemption was disabled when we called vm_fault.
536 * That should never happen for a page fault from user space.
537 */
538 if (__improbable(result == KERN_FAILURE)) {
539 panic("vm_fault() KERN_FAILURE from user fault on thread %p", thread);
540 }
541
542 codes[0] = result;
543 } else if ((status & FSR_ALIGN_MASK) == FSR_ALIGN) {
544 if (sleh_alignment(regs) == KERN_SUCCESS) {
545 goto exception_return;
546 }
547 codes[0] = EXC_ARM_DA_ALIGN;
548 } else if (status == FSR_DEBUG) {
549 exc = EXC_BREAKPOINT;
550 codes[0] = EXC_ARM_DA_DEBUG;
551 } else if ((status == FSR_SDOM) || (status == FSR_PDOM)) {
552 panic_with_thread_kernel_state("Unexpected domain fault", regs);
553 } else {
554 codes[0] = KERN_FAILURE;
555 }
556
557 codes[1] = vaddr;
558 exception_triage(exc, codes, 2);
559 /* NOTREACHED */
560
561 exception_return:
562 if (recover) {
563 thread->recover = recover;
564 }
565 thread_exception_return();
566 /* NOTREACHED */
567
568 exit:
569 if (recover) {
570 thread->recover = recover;
571 }
572 return;
573 }
574
575
576 /*
577 * Routine: sleh_alignment
578 * Function: Second level exception handler for alignment data fault
579 */
580
581 static kern_return_t
582 sleh_alignment(struct arm_saved_state * regs)
583 {
584 unsigned int status;
585 unsigned int ins = 0;
586 unsigned int rd_index;
587 unsigned int base_index;
588 unsigned int paddr;
589 void *src;
590 unsigned int reg_list;
591 unsigned int pre;
592 unsigned int up;
593 unsigned int write_back;
594 kern_return_t rc = KERN_SUCCESS;
595
596 getCpuDatap()->cpu_stat.unaligned_cnt++;
597
598 /* Do not try to emulate in modified execution states */
599 if (regs->cpsr & (PSR_EF | PSR_JF)) {
600 return KERN_NOT_SUPPORTED;
601 }
602
603 /* Disallow emulation of kernel instructions */
604 if ((regs->cpsr & PSR_MODE_MASK) != PSR_USER_MODE) {
605 return KERN_NOT_SUPPORTED;
606 }
607
608
609 #define ALIGN_THRESHOLD 1024
610 if ((sleh_alignment_count++ & (ALIGN_THRESHOLD - 1)) ==
611 (ALIGN_THRESHOLD - 1)) {
612 kprintf("sleh_alignment: %d more alignment faults: %d total\n",
613 ALIGN_THRESHOLD, sleh_alignment_count);
614 }
615
616 if ((trap_on_alignment_fault != 0)
617 && (sleh_alignment_count % trap_on_alignment_fault == 0)) {
618 return KERN_NOT_SUPPORTED;
619 }
620
621 status = regs->fsr;
622 paddr = regs->far;
623
624 if (regs->cpsr & PSR_TF) {
625 unsigned short ins16 = 0;
626
627 /* Get aborted instruction */
628 if (COPYIN((user_addr_t)(regs->pc), (char *)&ins16, (vm_size_t)(sizeof(uint16_t))) != KERN_SUCCESS) {
629 /* Failed to fetch instruction, return success to re-drive the exception */
630 return KERN_SUCCESS;
631 }
632
633 /*
634 * Map multi-word Thumb loads and stores to their ARM
635 * equivalents.
636 * Don't worry about single-word instructions, since those are
637 * handled in hardware.
638 */
639
640 reg_list = ins16 & 0xff;
641 if (reg_list == 0) {
642 return KERN_NOT_SUPPORTED;
643 }
644
645 if (((ins16 & THUMB_STR_1_MASK) == THUMB_LDMIA) ||
646 ((ins16 & THUMB_STR_1_MASK) == THUMB_STMIA)) {
647 base_index = (ins16 >> 8) & 0x7;
648 ins = 0xE8800000 | (base_index << 16) | reg_list;
649 if ((ins16 & THUMB_STR_1_MASK) == THUMB_LDMIA) {
650 ins |= (1 << 20);
651 }
652 if (((ins16 & THUMB_STR_1_MASK) == THUMB_STMIA) ||
653 !(reg_list & (1 << base_index))) {
654 ins |= (1 << 21);
655 }
656 } else if ((ins16 & THUMB_PUSH_MASK) == THUMB_POP) {
657 unsigned int r = (ins16 >> 8) & 1;
658 ins = 0xE8BD0000 | (r << 15) | reg_list;
659 } else if ((ins16 & THUMB_PUSH_MASK) == THUMB_PUSH) {
660 unsigned int r = (ins16 >> 8) & 1;
661 ins = 0xE92D0000 | (r << 14) | reg_list;
662 } else {
663 return KERN_NOT_SUPPORTED;
664 }
665 } else {
666 /* Get aborted instruction */
667 if (COPYIN((user_addr_t)(regs->pc), (char *)&ins, (vm_size_t)(sizeof(unsigned int))) != KERN_SUCCESS) {
668 /* Failed to fetch instruction, return success to re-drive the exception */
669 return KERN_SUCCESS;
670 }
671 }
672
673 /* Don't try to emulate unconditional instructions */
674 if ((ins & 0xF0000000) == 0xF0000000) {
675 return KERN_NOT_SUPPORTED;
676 }
677
678 pre = (ins >> 24) & 1;
679 up = (ins >> 23) & 1;
680 reg_list = ins & 0xffff;
681 write_back = (ins >> 21) & 1;
682 base_index = (ins >> 16) & 0xf;
683
684 if ((ins & ARM_BLK_MASK) == ARM_STM) { /* STM or LDM */
685 int reg_count = 0;
686 int waddr;
687
688 for (rd_index = 0; rd_index < 16; rd_index++) {
689 if (reg_list & (1 << rd_index)) {
690 reg_count++;
691 }
692 }
693
694 paddr = regs->r[base_index];
695
696 switch (ins & (ARM_POST_INDEXING | ARM_INCREMENT)) {
697 /* Increment after */
698 case ARM_INCREMENT:
699 waddr = paddr + reg_count * 4;
700 break;
701
702 /* Increment before */
703 case ARM_POST_INDEXING | ARM_INCREMENT:
704 waddr = paddr + reg_count * 4;
705 paddr += 4;
706 break;
707
708 /* Decrement after */
709 case 0:
710 waddr = paddr - reg_count * 4;
711 paddr = waddr + 4;
712 break;
713
714 /* Decrement before */
715 case ARM_POST_INDEXING:
716 waddr = paddr - reg_count * 4;
717 paddr = waddr;
718 break;
719
720 default:
721 waddr = 0;
722 }
723
724 for (rd_index = 0; rd_index < 16; rd_index++) {
725 if (reg_list & (1 << rd_index)) {
726 src = &regs->r[rd_index];
727
728 if ((ins & (1 << 20)) == 0) { /* STM */
729 rc = COPYOUT(src, paddr, 4);
730 } else { /* LDM */
731 rc = COPYIN(paddr, src, 4);
732 }
733
734 if (rc != KERN_SUCCESS) {
735 break;
736 }
737
738 paddr += 4;
739 }
740 }
741
742 paddr = waddr;
743 } else {
744 rc = 1;
745 }
746
747 if (rc == KERN_SUCCESS) {
748 if (regs->cpsr & PSR_TF) {
749 regs->pc += 2;
750 } else {
751 regs->pc += 4;
752 }
753
754 if (write_back) {
755 regs->r[base_index] = paddr;
756 }
757 }
758 return rc;
759 }
760
761
762 #ifndef NO_KDEBUG
763 /* XXX quell warnings */
764 void syscall_trace(struct arm_saved_state * regs);
765 void syscall_trace_exit(unsigned int, unsigned int);
766 void mach_syscall_trace(struct arm_saved_state * regs, unsigned int call_number);
767 void mach_syscall_trace_exit(unsigned int retval, unsigned int call_number);
768 void interrupt_trace(struct arm_saved_state * regs);
769 void interrupt_trace_exit(void);
770
771 /* called from the fleh_swi handler, if TRACE_SYSCALL is enabled */
772 void
773 syscall_trace(
774 struct arm_saved_state * regs)
775 {
776 kprintf("syscall: %d\n", regs->r[12]);
777 }
778
779 void
780 syscall_trace_exit(
781 unsigned int r0,
782 unsigned int r1)
783 {
784 kprintf("syscall exit: 0x%x 0x%x\n", r0, r1);
785 }
786
787 void
788 mach_syscall_trace(
789 struct arm_saved_state * regs,
790 unsigned int call_number)
791 {
792 int i, argc;
793 int kdarg[3] = {0, 0, 0};
794
795 argc = mach_trap_table[call_number].mach_trap_arg_count;
796
797 if (argc > 3) {
798 argc = 3;
799 }
800
801 for (i = 0; i < argc; i++) {
802 kdarg[i] = (int) regs->r[i];
803 }
804
805 KERNEL_DEBUG_CONSTANT_IST(KDEBUG_TRACE,
806 MACHDBG_CODE(DBG_MACH_EXCP_SC, (call_number)) | DBG_FUNC_START,
807 kdarg[0], kdarg[1], kdarg[2], 0, 0);
808 }
809
810 void
811 mach_syscall_trace_exit(
812 unsigned int retval,
813 unsigned int call_number)
814 {
815 KERNEL_DEBUG_CONSTANT_IST(KDEBUG_TRACE,
816 MACHDBG_CODE(DBG_MACH_EXCP_SC, (call_number)) | DBG_FUNC_END,
817 retval, 0, 0, 0, 0);
818 }
819
820 void
821 interrupt_trace(
822 struct arm_saved_state * regs)
823 {
824 #define UMODE(rp) (((rp)->cpsr & PSR_MODE_MASK) == PSR_USER_MODE)
825
826 KERNEL_DEBUG_CONSTANT_IST(KDEBUG_TRACE,
827 MACHDBG_CODE(DBG_MACH_EXCP_INTR, 0) | DBG_FUNC_START,
828 0, UMODE(regs) ? regs->pc : VM_KERNEL_UNSLIDE(regs->pc),
829 UMODE(regs), 0, 0);
830 }
831
832 void
833 interrupt_trace_exit(
834 void)
835 {
836 #if KPERF
837 kperf_interrupt();
838 #endif /* KPERF */
839 KDBG_RELEASE(MACHDBG_CODE(DBG_MACH_EXCP_INTR, 0) | DBG_FUNC_END);
840 }
841 #endif
842
843 /* XXX quell warnings */
844 void interrupt_stats(void);
845
846 /* This is called from locore.s directly. We only update per-processor interrupt counters in this function */
847 void
848 interrupt_stats(void)
849 {
850 SCHED_STATS_INC(interrupt_count);
851 }
852
853 __dead2
854 static void
855 panic_with_thread_kernel_state(const char *msg, struct arm_saved_state *regs)
856 {
857 panic_plain("%s at pc 0x%08x, lr 0x%08x (saved state:%p)\n"
858 "r0: 0x%08x r1: 0x%08x r2: 0x%08x r3: 0x%08x\n"
859 "r4: 0x%08x r5: 0x%08x r6: 0x%08x r7: 0x%08x\n"
860 "r8: 0x%08x r9: 0x%08x r10: 0x%08x r11: 0x%08x\n"
861 "r12: 0x%08x sp: 0x%08x lr: 0x%08x pc: 0x%08x\n"
862 "cpsr: 0x%08x fsr: 0x%08x far: 0x%08x\n",
863 msg, regs->pc, regs->lr, regs,
864 regs->r[0], regs->r[1], regs->r[2], regs->r[3],
865 regs->r[4], regs->r[5], regs->r[6], regs->r[7],
866 regs->r[8], regs->r[9], regs->r[10], regs->r[11],
867 regs->r[12], regs->sp, regs->lr, regs->pc,
868 regs->cpsr, regs->fsr, regs->far);
869 }
mirror of XNU