2 * Copyright (c) 2007-2015 Apple Inc. All rights reserved.
4 * @APPLE_OSREFERENCE_LICENSE_HEADER_START@
6 * This file contains Original Code and/or Modifications of Original Code
7 * as defined in and that are subject to the Apple Public Source License
8 * Version 2.0 (the 'License'). You may not use this file except in
9 * compliance with the License. The rights granted to you under the License
10 * may not be used to create, or enable the creation or redistribution of,
11 * unlawful or unlicensed copies of an Apple operating system, or to
12 * circumvent, violate, or enable the circumvention or violation of, any
13 * terms of an Apple operating system software license agreement.
15 * Please obtain a copy of the License at
16 * http://www.opensource.apple.com/apsl/ and read it before using this file.
18 * The Original Code and all software distributed under the License are
19 * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER
20 * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
21 * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
22 * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT.
23 * Please see the License for the specific language governing rights and
24 * limitations under the License.
26 * @APPLE_OSREFERENCE_LICENSE_HEADER_END@
32 #ifndef _ARM_MACHINE_ROUTINES_H_
33 #define _ARM_MACHINE_ROUTINES_H_
35 #include <mach/mach_types.h>
36 #include <mach/boolean.h>
37 #include <kern/kern_types.h>
38 #include <pexpert/pexpert.h>
40 #include <sys/cdefs.h>
41 #include <sys/appleapiopts.h>
47 /* Interrupt handling */
49 void ml_cpu_signal(unsigned int cpu_id
);
50 void ml_cpu_signal_deferred_adjust_timer(uint64_t nanosecs
);
51 uint64_t ml_cpu_signal_deferred_get_timer(void);
52 void ml_cpu_signal_deferred(unsigned int cpu_id
);
53 void ml_cpu_signal_retract(unsigned int cpu_id
);
55 /* Initialize Interrupts */
56 void ml_init_interrupt(void);
58 /* Get Interrupts Enabled */
59 boolean_t
ml_get_interrupts_enabled(void);
61 /* Set Interrupts Enabled */
62 boolean_t
ml_set_interrupts_enabled(boolean_t enable
);
64 /* Check if running at interrupt context */
65 boolean_t
ml_at_interrupt_context(void);
67 /* Generate a fake interrupt */
68 void ml_cause_interrupt(void);
70 /* Clear interrupt spin debug state for thread */
71 #if INTERRUPT_MASKED_DEBUG
72 void ml_spin_debug_reset(thread_t thread
);
73 void ml_spin_debug_clear(thread_t thread
);
74 void ml_spin_debug_clear_self(void);
75 void ml_check_interrupts_disabled_duration(thread_t thread
);
78 #ifdef XNU_KERNEL_PRIVATE
79 extern boolean_t
ml_is_quiescing(void);
80 extern void ml_set_is_quiescing(boolean_t
);
81 extern uint64_t ml_get_booter_memory_size(void);
84 /* Type for the Time Base Enable function */
85 typedef void (*time_base_enable_t
)(cpu_id_t cpu_id
, boolean_t enable
);
86 #if MACH_KERNEL_PRIVATE
87 /* Type for the Processor Cache Dispatch function */
88 typedef void (*cache_dispatch_t
)(cpu_id_t cpu_id
, unsigned int select
, unsigned int param0
, unsigned int param1
);
91 #define CacheConfig 0x00000000UL
92 #define CacheControl 0x00000001UL
93 #define CacheClean 0x00000002UL
94 #define CacheCleanRegion 0x00000003UL
95 #define CacheCleanFlush 0x00000004UL
96 #define CacheCleanFlushRegion 0x00000005UL
97 #define CacheShutdown 0x00000006UL
99 #define CacheControlEnable 0x00000000UL
101 #define CacheConfigCCSIDR 0x00000001UL
102 #define CacheConfigSize 0x00000100UL
104 /* Type for the Processor Idle function */
105 typedef void (*processor_idle_t
)(cpu_id_t cpu_id
, boolean_t enter
, uint64_t *new_timeout_ticks
);
107 /* Type for the Idle Tickle function */
108 typedef void (*idle_tickle_t
)(void);
110 /* Type for the Idle Timer function */
111 typedef void (*idle_timer_t
)(void *refcon
, uint64_t *new_timeout_ticks
);
113 /* Type for the IPI Hander */
114 typedef void (*ipi_handler_t
)(void);
116 /* Type for the Lockdown Hander */
117 typedef void (*lockdown_handler_t
)(void *);
119 /* Type for the Platform specific Error Handler */
120 typedef void (*platform_error_handler_t
)(void *refcon
, vm_offset_t fault_addr
);
123 * The exception callback (ex_cb) module allows kernel drivers to
124 * register and receive callbacks for exceptions, and indicate
125 * actions to be taken by the platform kernel
126 * Currently this is supported for ARM64 but extending support for ARM32
127 * should be straightforward
130 /* Supported exception classes for callbacks */
133 EXCB_CLASS_ILLEGAL_INSTR_SET
,
134 #ifdef CONFIG_XNUPOST
139 EXCB_CLASS_MAX
// this must be last
143 /* Actions indicated by callbacks to be taken by platform kernel */
146 EXCB_ACTION_RERUN
, // re-run the faulting instruction
147 EXCB_ACTION_NONE
, // continue normal exception handling
148 #ifdef CONFIG_XNUPOST
149 EXCB_ACTION_TEST_FAIL
,
156 * We cannot use a private kernel data structure such as arm_saved_state_t
157 * The CPSR and ESR are not clobbered when the callback function is invoked so
158 * those registers can be examined by the callback function;
159 * the same is done in the platform error handlers
167 /* callback type definition */
168 typedef ex_cb_action_t (*ex_cb_t
) (
169 ex_cb_class_t cb_class
,
170 void *refcon
,// provided at registration
171 const ex_cb_state_t
*state
// exception state
175 * Callback registration
176 * Currently we support only one registered callback per class but
177 * it should be possible to support more callbacks
179 kern_return_t
ex_cb_register(
180 ex_cb_class_t cb_class
,
185 * Called internally by platform kernel to invoke the registered callback for class
187 ex_cb_action_t
ex_cb_invoke(
188 ex_cb_class_t cb_class
,
192 void ml_parse_cpu_topology(void);
194 unsigned int ml_get_cpu_count(void);
196 int ml_get_boot_cpu_number(void);
198 int ml_get_cpu_number(uint32_t phys_id
);
200 int ml_get_max_cpu_number(void);
202 /* Struct for ml_cpu_get_info */
204 unsigned long vector_unit
;
205 unsigned long cache_line_size
;
206 unsigned long l1_icache_size
;
207 unsigned long l1_dcache_size
;
208 unsigned long l2_settings
;
209 unsigned long l2_cache_size
;
210 unsigned long l3_settings
;
211 unsigned long l3_cache_size
;
213 typedef struct ml_cpu_info ml_cpu_info_t
;
219 cluster_type_t
ml_get_boot_cluster(void);
221 /* Struct for ml_processor_register */
222 struct ml_processor_info
{
224 vm_offset_t start_paddr
;
225 boolean_t supports_nap
;
226 void *platform_cache_dispatch
;
227 time_base_enable_t time_base_enable
;
228 processor_idle_t processor_idle
;
229 idle_tickle_t
*idle_tickle
;
230 idle_timer_t idle_timer
;
231 void *idle_timer_refcon
;
232 vm_offset_t powergate_stub_addr
;
233 uint32_t powergate_stub_length
;
234 uint32_t powergate_latency
;
235 platform_error_handler_t platform_error_handler
;
236 uint64_t regmap_paddr
;
239 uint32_t l2_access_penalty
;
241 cluster_type_t cluster_type
;
242 uint32_t l2_cache_id
;
243 uint32_t l2_cache_size
;
244 uint32_t l3_cache_id
;
245 uint32_t l3_cache_size
;
247 typedef struct ml_processor_info ml_processor_info_t
;
249 #if defined(PEXPERT_KERNEL_PRIVATE) || defined(MACH_KERNEL_PRIVATE)
250 /* Struct for ml_init_timebase */
252 void (*tbd_fiq_handler
)(void);
253 uint32_t (*tbd_get_decrementer
)(void);
254 void (*tbd_set_decrementer
)(uint32_t dec_value
);
256 typedef struct tbd_ops
*tbd_ops_t
;
257 typedef struct tbd_ops tbd_ops_data_t
;
260 /* Register a processor */
261 kern_return_t
ml_processor_register(
262 ml_processor_info_t
*ml_processor_info
,
263 processor_t
*processor
,
264 ipi_handler_t
*ipi_handler
);
266 /* Register a lockdown handler */
267 kern_return_t
ml_lockdown_handler_register(lockdown_handler_t
, void *);
269 #if XNU_KERNEL_PRIVATE
270 void ml_lockdown_init(void);
272 /* Check if the machine layer wants to intercept a panic call */
273 boolean_t
ml_wants_panic_trap_to_debugger(void);
275 /* Machine layer routine for intercepting panics */
276 void ml_panic_trap_to_debugger(const char *panic_format_str
,
280 uint64_t panic_options_mask
,
281 unsigned long panic_caller
);
282 #endif /* XNU_KERNEL_PRIVATE */
284 /* Initialize Interrupts */
285 void ml_install_interrupt_handler(
289 IOInterruptHandler handler
,
300 vm_offset_t
ml_static_slide(
303 vm_offset_t
ml_static_unslide(
306 /* Offset required to obtain absolute time value from tick counter */
307 uint64_t ml_get_abstime_offset(void);
309 /* Offset required to obtain continuous time value from tick counter */
310 uint64_t ml_get_conttime_offset(void);
312 #ifdef __APPLE_API_UNSTABLE
313 /* PCI config cycle probing */
314 boolean_t
ml_probe_read(
317 boolean_t
ml_probe_read_64(
321 /* Read physical address byte */
322 unsigned int ml_phys_read_byte(
324 unsigned int ml_phys_read_byte_64(
327 /* Read physical address half word */
328 unsigned int ml_phys_read_half(
330 unsigned int ml_phys_read_half_64(
333 /* Read physical address word*/
334 unsigned int ml_phys_read(
336 unsigned int ml_phys_read_64(
338 unsigned int ml_phys_read_word(
340 unsigned int ml_phys_read_word_64(
343 unsigned long long ml_io_read(uintptr_t iovaddr
, int iovsz
);
344 unsigned int ml_io_read8(uintptr_t iovaddr
);
345 unsigned int ml_io_read16(uintptr_t iovaddr
);
346 unsigned int ml_io_read32(uintptr_t iovaddr
);
347 unsigned long long ml_io_read64(uintptr_t iovaddr
);
349 /* Read physical address double word */
350 unsigned long long ml_phys_read_double(
352 unsigned long long ml_phys_read_double_64(
355 /* Write physical address byte */
356 void ml_phys_write_byte(
357 vm_offset_t paddr
, unsigned int data
);
358 void ml_phys_write_byte_64(
359 addr64_t paddr
, unsigned int data
);
361 /* Write physical address half word */
362 void ml_phys_write_half(
363 vm_offset_t paddr
, unsigned int data
);
364 void ml_phys_write_half_64(
365 addr64_t paddr
, unsigned int data
);
367 /* Write physical address word */
369 vm_offset_t paddr
, unsigned int data
);
370 void ml_phys_write_64(
371 addr64_t paddr
, unsigned int data
);
372 void ml_phys_write_word(
373 vm_offset_t paddr
, unsigned int data
);
374 void ml_phys_write_word_64(
375 addr64_t paddr
, unsigned int data
);
377 /* Write physical address double word */
378 void ml_phys_write_double(
379 vm_offset_t paddr
, unsigned long long data
);
380 void ml_phys_write_double_64(
381 addr64_t paddr
, unsigned long long data
);
383 void ml_static_mfree(
393 /* virtual to physical on wired pages */
394 vm_offset_t
ml_vtophys(
397 /* Get processor info */
398 void ml_cpu_get_info(ml_cpu_info_t
*ml_cpu_info
);
400 #endif /* __APPLE_API_UNSTABLE */
402 #ifdef __APPLE_API_PRIVATE
403 #ifdef XNU_KERNEL_PRIVATE
404 vm_size_t
ml_nofault_copy(
408 boolean_t
ml_validate_nofault(
409 vm_offset_t virtsrc
, vm_size_t size
);
410 #endif /* XNU_KERNEL_PRIVATE */
411 #if defined(PEXPERT_KERNEL_PRIVATE) || defined(MACH_KERNEL_PRIVATE)
412 /* IO memory map services */
414 /* Map memory map IO space */
415 vm_offset_t
ml_io_map(
416 vm_offset_t phys_addr
,
419 vm_offset_t
ml_io_map_wcomb(
420 vm_offset_t phys_addr
,
423 void ml_get_bouncepool_info(
424 vm_offset_t
*phys_addr
,
427 vm_map_address_t
ml_map_high_window(
428 vm_offset_t phys_addr
,
431 /* boot memory allocation */
432 vm_offset_t
ml_static_malloc(
435 void ml_init_timebase(
438 vm_offset_t int_address
,
439 vm_offset_t int_value
);
441 uint64_t ml_get_timebase(void);
443 void ml_init_lock_timeout(void);
445 boolean_t
ml_delay_should_spin(uint64_t interval
);
447 void ml_delay_on_yield(void);
449 uint32_t ml_get_decrementer(void);
451 #if !CONFIG_SKIP_PRECISE_USER_KERNEL_TIME
452 void timer_state_event_user_to_kernel(void);
453 void timer_state_event_kernel_to_user(void);
454 #endif /* !CONFIG_SKIP_PRECISE_USER_KERNEL_TIME */
456 uint64_t ml_get_hwclock(void);
459 boolean_t
ml_get_timer_pending(void);
462 void platform_syscall(
463 struct arm_saved_state
*);
465 void ml_set_decrementer(
468 boolean_t
is_user_contex(
471 void ml_init_arm_debug_interface(void *args
, vm_offset_t virt_address
);
473 /* These calls are only valid if __ARM_USER_PROTECT__ is defined */
474 uintptr_t arm_user_protect_begin(
477 void arm_user_protect_end(
480 boolean_t disable_interrupts
);
482 #endif /* PEXPERT_KERNEL_PRIVATE || MACH_KERNEL_PRIVATE */
484 /* Zero bytes starting at a physical address */
486 addr64_t phys_address
,
489 void bzero_phys_nc(addr64_t src64
, vm_size_t bytes
);
491 void ml_thread_policy(
494 unsigned policy_info
);
496 #define MACHINE_GROUP 0x00000001
497 #define MACHINE_NETWORK_GROUP 0x10000000
498 #define MACHINE_NETWORK_WORKLOOP 0x00000001
499 #define MACHINE_NETWORK_NETISR 0x00000002
501 /* Initialize the maximum number of CPUs */
502 void ml_init_max_cpus(
503 unsigned int max_cpus
);
505 /* Return the maximum number of CPUs set by ml_init_max_cpus() */
506 unsigned int ml_get_max_cpus(
509 /* Return the maximum memory size */
510 unsigned int ml_get_machine_mem(void);
512 #ifdef XNU_KERNEL_PRIVATE
513 /* Return max offset */
514 vm_map_offset_t
ml_get_max_offset(
516 unsigned int option
);
517 #define MACHINE_MAX_OFFSET_DEFAULT 0x01
518 #define MACHINE_MAX_OFFSET_MIN 0x02
519 #define MACHINE_MAX_OFFSET_MAX 0x04
520 #define MACHINE_MAX_OFFSET_DEVICE 0x08
523 extern void ml_cpu_up(void);
524 extern void ml_cpu_down(void);
525 extern void ml_arm_sleep(void);
527 extern uint64_t ml_get_wake_timebase(void);
528 extern uint64_t ml_get_conttime_wake_time(void);
530 /* Time since the system was reset (as part of boot/wake) */
531 uint64_t ml_get_time_since_reset(void);
533 #ifdef XNU_KERNEL_PRIVATE
534 /* Just a stub on ARM */
535 extern kern_return_t
ml_interrupt_prewarm(uint64_t deadline
);
536 #define TCOAL_DEBUG(x, a, b, c, d, e) do { } while(0)
537 #endif /* XNU_KERNEL_PRIVATE */
539 /* Bytes available on current stack */
540 vm_offset_t
ml_stack_remaining(void);
542 #ifdef MACH_KERNEL_PRIVATE
543 uint32_t get_fpscr(void);
544 void set_fpscr(uint32_t);
547 unsigned long update_mdscr(unsigned long clear
, unsigned long set
);
548 #endif /* __arm64__ */
550 extern void init_vfp(void);
551 extern boolean_t
get_vfp_enabled(void);
552 extern void arm_debug_set_cp14(arm_debug_state_t
*debug_state
);
553 extern void fiq_context_init(boolean_t enable_fiq
);
554 extern void fiq_context_bootstrap(boolean_t enable_fiq
);
556 extern void reenable_async_aborts(void);
557 extern void cpu_idle_wfi(boolean_t wfi_fast
);
560 #define MONITOR_SET_ENTRY 0x800 /* Set kernel entry point from monitor */
561 #define MONITOR_LOCKDOWN 0x801 /* Enforce kernel text/rodata integrity */
562 unsigned long monitor_call(uintptr_t callnum
, uintptr_t arg1
,
563 uintptr_t arg2
, uintptr_t arg3
);
566 #if defined(KERNEL_INTEGRITY_KTRR)
567 void rorgn_stash_range(void);
568 void rorgn_lockdown(void);
569 #endif /* defined(KERNEL_INTEGRITY_KTRR)*/
571 #if __ARM_KERNEL_PROTECT__
572 extern void set_vbar_el1(uint64_t);
573 #endif /* __ARM_KERNEL_PROTECT__ */
574 #endif /* MACH_KERNEL_PRIVATE */
576 extern uint32_t arm_debug_read_dscr(void);
578 extern int set_be_bit(void);
579 extern int clr_be_bit(void);
580 extern int be_tracing(void);
582 typedef void (*broadcastFunc
) (void *);
583 unsigned int cpu_broadcast_xcall(uint32_t *, boolean_t
, broadcastFunc
, void *);
584 kern_return_t
cpu_xcall(int, broadcastFunc
, void *);
586 #ifdef KERNEL_PRIVATE
588 /* Interface to be used by the perf. controller to register a callback, in a
589 * single-threaded fashion. The callback will receive notifications of
590 * processor performance quality-of-service changes from the scheduler.
594 typedef void (*cpu_qos_update_t
)(int throughput_qos
, uint64_t qos_param1
, uint64_t qos_param2
);
595 void cpu_qos_update_register(cpu_qos_update_t
);
596 #endif /* __arm64__ */
598 struct going_on_core
{
601 uint16_t urgency
; /* XCPM compatibility */
602 uint32_t is_32_bit
: 1; /* uses 32-bit ISA/register state in userspace (which may differ from address space size) */
603 uint32_t is_kernel_thread
: 1;
604 uint64_t thread_group_id
;
605 void *thread_group_data
;
606 uint64_t scheduling_latency
; /* absolute time between when thread was made runnable and this ctx switch */
608 uint64_t scheduling_latency_at_same_basepri
;
609 uint32_t energy_estimate_nj
; /* return: In nanojoules */
610 /* smaller of the time between last change to base priority and ctx switch and scheduling_latency */
612 typedef struct going_on_core
*going_on_core_t
;
614 struct going_off_core
{
616 uint32_t energy_estimate_nj
; /* return: In nanojoules */
619 uint64_t thread_group_id
;
620 void *thread_group_data
;
622 typedef struct going_off_core
*going_off_core_t
;
624 struct thread_group_data
{
625 uint64_t thread_group_id
;
626 void *thread_group_data
;
627 uint32_t thread_group_size
;
628 uint32_t thread_group_flags
;
630 typedef struct thread_group_data
*thread_group_data_t
;
632 struct perfcontrol_max_runnable_latency
{
633 uint64_t max_scheduling_latencies
[4 /* THREAD_URGENCY_MAX */];
635 typedef struct perfcontrol_max_runnable_latency
*perfcontrol_max_runnable_latency_t
;
637 struct perfcontrol_work_interval
{
641 uint32_t flags
; // notify
642 uint64_t work_interval_id
;
647 uint64_t thread_group_id
;
648 void *thread_group_data
;
649 uint32_t create_flags
;
651 typedef struct perfcontrol_work_interval
*perfcontrol_work_interval_t
;
655 WORK_INTERVAL_UPDATE
,
657 } work_interval_ctl_t
;
659 struct perfcontrol_work_interval_instance
{
660 work_interval_ctl_t ctl
;
661 uint32_t create_flags
;
664 uint64_t work_interval_id
;
665 uint64_t instance_id
; /* out: start, in: update/finish */
669 uint64_t thread_group_id
;
670 void *thread_group_data
;
672 typedef struct perfcontrol_work_interval_instance
*perfcontrol_work_interval_instance_t
;
675 * Structure to export per-CPU counters as part of the CLPC callout.
676 * Contains only the fixed CPU counters (instructions and cycles); CLPC
677 * would call back into XNU to get the configurable counters if needed.
679 struct perfcontrol_cpu_counters
{
680 uint64_t instructions
;
685 * Structure used to pass information about a thread to CLPC
687 struct perfcontrol_thread_data
{
689 * Energy estimate (return value)
690 * The field is populated by CLPC and used to update the
691 * energy estimate of the thread
693 uint32_t energy_estimate_nj
;
694 /* Perfcontrol class for thread */
695 perfcontrol_class_t perfctl_class
;
696 /* Thread ID for the thread */
698 /* Thread Group ID */
699 uint64_t thread_group_id
;
701 * Scheduling latency for threads at the same base priority.
702 * Calculated by the scheduler and passed into CLPC. The field is
703 * populated only in the thread_data structure for the thread
706 uint64_t scheduling_latency_at_same_basepri
;
707 /* Thread Group data pointer */
708 void *thread_group_data
;
709 /* perfctl state pointer */
714 * All callouts from the scheduler are executed with interrupts
715 * disabled. Callouts should be implemented in C with minimal
716 * abstractions, and only use KPI exported by the mach/libkern
717 * symbolset, restricted to routines like spinlocks and atomic
718 * operations and scheduler routines as noted below. Spinlocks that
719 * are used to synchronize data in the perfcontrol_state_t should only
720 * ever be acquired with interrupts disabled, to avoid deadlocks where
721 * an quantum expiration timer interrupt attempts to perform a callout
722 * that attempts to lock a spinlock that is already held.
726 * When a processor is switching between two threads (after the
727 * scheduler has chosen a new thread), the low-level platform layer
728 * will call this routine, which should perform required timestamps,
729 * MMIO register reads, or other state switching. No scheduler locks
730 * are held during this callout.
732 * This function is called with interrupts ENABLED.
734 typedef void (*sched_perfcontrol_context_switch_t
)(perfcontrol_state_t
, perfcontrol_state_t
);
737 * Once the processor has switched to the new thread, the offcore
738 * callout will indicate the old thread that is no longer being
739 * run. The thread's scheduler lock is held, so it will not begin
740 * running on another processor (in the case of preemption where it
741 * remains runnable) until it completes. If the "thread_terminating"
742 * boolean is TRUE, this will be the last callout for this thread_id.
744 typedef void (*sched_perfcontrol_offcore_t
)(perfcontrol_state_t
, going_off_core_t
/* populated by callee */, boolean_t
);
747 * After the offcore callout and after the old thread can potentially
748 * start running on another processor, the oncore callout will be
749 * called with the thread's scheduler lock held. The oncore callout is
750 * also called any time one of the parameters in the going_on_core_t
751 * structure changes, like priority/QoS changes, and quantum
752 * expiration, so the callout must not assume callouts are paired with
755 typedef void (*sched_perfcontrol_oncore_t
)(perfcontrol_state_t
, going_on_core_t
);
758 * Periodically (on hundreds of ms scale), the scheduler will perform
759 * maintenance and report the maximum latency for runnable (but not currently
760 * running) threads for each urgency class.
762 typedef void (*sched_perfcontrol_max_runnable_latency_t
)(perfcontrol_max_runnable_latency_t
);
765 * When the kernel receives information about work intervals from userland,
766 * it is passed along using this callback. No locks are held, although the state
767 * object will not go away during the callout.
769 typedef void (*sched_perfcontrol_work_interval_notify_t
)(perfcontrol_state_t
, perfcontrol_work_interval_t
);
772 * Start, update and finish work interval instance with optional complexity estimate.
774 typedef void (*sched_perfcontrol_work_interval_ctl_t
)(perfcontrol_state_t
, perfcontrol_work_interval_instance_t
);
777 * These callbacks are used when thread groups are added, removed or properties
779 * No blocking allocations (or anything else blocking) are allowed inside these
780 * callbacks. No locks allowed in these callbacks as well since the kernel might
781 * be holding the thread/task locks.
783 typedef void (*sched_perfcontrol_thread_group_init_t
)(thread_group_data_t
);
784 typedef void (*sched_perfcontrol_thread_group_deinit_t
)(thread_group_data_t
);
785 typedef void (*sched_perfcontrol_thread_group_flags_update_t
)(thread_group_data_t
);
788 * Sometime after the timeout set by sched_perfcontrol_update_callback_deadline has passed,
789 * this function will be called, passing the timeout deadline that was previously armed as an argument.
791 * This is called inside context-switch/quantum-interrupt context and must follow the safety rules for that context.
793 typedef void (*sched_perfcontrol_deadline_passed_t
)(uint64_t deadline
);
796 * Context Switch Callout
799 * event - The perfcontrol_event for this callout
800 * cpu_id - The CPU doing the context switch
801 * timestamp - The timestamp for the context switch
802 * flags - Flags for other relevant information
803 * offcore - perfcontrol_data structure for thread going off-core
804 * oncore - perfcontrol_data structure for thread going on-core
805 * cpu_counters - perfcontrol_cpu_counters for the CPU doing the switch
807 typedef void (*sched_perfcontrol_csw_t
)(
808 perfcontrol_event event
, uint32_t cpu_id
, uint64_t timestamp
, uint32_t flags
,
809 struct perfcontrol_thread_data
*offcore
, struct perfcontrol_thread_data
*oncore
,
810 struct perfcontrol_cpu_counters
*cpu_counters
, __unused
void *unused
);
814 * Thread State Update Callout
817 * event - The perfcontrol_event for this callout
818 * cpu_id - The CPU doing the state update
819 * timestamp - The timestamp for the state update
820 * flags - Flags for other relevant information
821 * thr_data - perfcontrol_data structure for the thread being updated
823 typedef void (*sched_perfcontrol_state_update_t
)(
824 perfcontrol_event event
, uint32_t cpu_id
, uint64_t timestamp
, uint32_t flags
,
825 struct perfcontrol_thread_data
*thr_data
, __unused
void *unused
);
828 * Callers should always use the CURRENT version so that the kernel can detect both older
829 * and newer structure layouts. New callbacks should always be added at the end of the
830 * structure, and xnu should expect existing source recompiled against newer headers
831 * to pass NULL for unimplemented callbacks. Pass NULL as the as the callbacks parameter
832 * to reset callbacks to their default in-kernel values.
835 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_0 (0) /* up-to oncore */
836 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_1 (1) /* up-to max_runnable_latency */
837 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_2 (2) /* up-to work_interval_notify */
838 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_3 (3) /* up-to thread_group_deinit */
839 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_4 (4) /* up-to deadline_passed */
840 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_5 (5) /* up-to state_update */
841 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_6 (6) /* up-to thread_group_flags_update */
842 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_7 (7) /* up-to work_interval_ctl */
843 #define SCHED_PERFCONTROL_CALLBACKS_VERSION_CURRENT SCHED_PERFCONTROL_CALLBACKS_VERSION_6
845 struct sched_perfcontrol_callbacks
{
846 unsigned long version
; /* Use SCHED_PERFCONTROL_CALLBACKS_VERSION_CURRENT */
847 sched_perfcontrol_offcore_t offcore
;
848 sched_perfcontrol_context_switch_t context_switch
;
849 sched_perfcontrol_oncore_t oncore
;
850 sched_perfcontrol_max_runnable_latency_t max_runnable_latency
;
851 sched_perfcontrol_work_interval_notify_t work_interval_notify
;
852 sched_perfcontrol_thread_group_init_t thread_group_init
;
853 sched_perfcontrol_thread_group_deinit_t thread_group_deinit
;
854 sched_perfcontrol_deadline_passed_t deadline_passed
;
855 sched_perfcontrol_csw_t csw
;
856 sched_perfcontrol_state_update_t state_update
;
857 sched_perfcontrol_thread_group_flags_update_t thread_group_flags_update
;
858 sched_perfcontrol_work_interval_ctl_t work_interval_ctl
;
860 typedef struct sched_perfcontrol_callbacks
*sched_perfcontrol_callbacks_t
;
862 extern void sched_perfcontrol_register_callbacks(sched_perfcontrol_callbacks_t callbacks
, unsigned long size_of_state
);
865 * Update the scheduler with the set of cores that should be used to dispatch new threads.
866 * Non-recommended cores can still be used to field interrupts or run bound threads.
867 * This should be called with interrupts enabled and no scheduler locks held.
869 #define ALL_CORES_RECOMMENDED (~(uint32_t)0)
871 extern void sched_perfcontrol_update_recommended_cores(uint32_t recommended_cores
);
872 extern void sched_perfcontrol_thread_group_recommend(void *data
, cluster_type_t recommendation
);
873 extern void sched_override_recommended_cores_for_sleep(void);
874 extern void sched_restore_recommended_cores_after_sleep(void);
877 * Update the deadline after which sched_perfcontrol_deadline_passed will be called.
878 * Returns TRUE if it successfully canceled a previously set callback,
879 * and FALSE if it did not (i.e. one wasn't set, or callback already fired / is in flight).
880 * The callback is automatically canceled when it fires, and does not repeat unless rearmed.
882 * This 'timer' executes as the scheduler switches between threads, on a non-idle core
884 * There can be only one outstanding timer globally.
886 extern boolean_t
sched_perfcontrol_update_callback_deadline(uint64_t deadline
);
888 typedef enum perfcontrol_callout_type
{
889 PERFCONTROL_CALLOUT_ON_CORE
,
890 PERFCONTROL_CALLOUT_OFF_CORE
,
891 PERFCONTROL_CALLOUT_CONTEXT
,
892 PERFCONTROL_CALLOUT_STATE_UPDATE
,
893 /* Add other callout types here */
894 PERFCONTROL_CALLOUT_MAX
895 } perfcontrol_callout_type_t
;
897 typedef enum perfcontrol_callout_stat
{
898 PERFCONTROL_STAT_INSTRS
,
899 PERFCONTROL_STAT_CYCLES
,
900 /* Add other stat types here */
902 } perfcontrol_callout_stat_t
;
904 uint64_t perfcontrol_callout_stat_avg(perfcontrol_callout_type_t type
,
905 perfcontrol_callout_stat_t stat
);
908 #endif /* KERNEL_PRIVATE */
910 boolean_t
machine_timeout_suspended(void);
911 void ml_get_power_state(boolean_t
*, boolean_t
*);
913 boolean_t
user_cont_hwclock_allowed(void);
914 boolean_t
user_timebase_allowed(void);
915 boolean_t
ml_thread_is64bit(thread_t thread
);
918 void ml_set_align_checking(void);
919 boolean_t
arm64_wfe_allowed(void);
920 #endif /* __arm64__ */
922 void ml_timer_evaluate(void);
923 boolean_t
ml_timer_forced_evaluation(void);
924 uint64_t ml_energy_stat(thread_t
);
925 void ml_gpu_stat_update(uint64_t);
926 uint64_t ml_gpu_stat(thread_t
);
927 #endif /* __APPLE_API_PRIVATE */
931 #endif /* _ARM_MACHINE_ROUTINES_H_ */