2 * Copyright (c) 2000-2005 Apple Computer, Inc. All rights reserved.
4 * @APPLE_LICENSE_HEADER_START@
6 * The contents of this file constitute Original Code as defined in and
7 * are subject to the Apple Public Source License Version 1.1 (the
8 * "License"). You may not use this file except in compliance with the
9 * License. Please obtain a copy of the License at
10 * http://www.apple.com/publicsource and read it before using this file.
12 * This Original Code and all software distributed under the License are
13 * distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, EITHER
14 * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
15 * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT. Please see the
17 * License for the specific language governing rights and limitations
20 * @APPLE_LICENSE_HEADER_END@
24 * File: mach/ppc/processor_info.h
26 * Data structure definitions for ppc specific processor control
29 #ifndef _MACH_PPC_PROCESSOR_INFO_H_
30 #define _MACH_PPC_PROCESSOR_INFO_H_
32 #include <mach/machine.h>
33 #include <mach/message.h>
37 /* processor_control command operations */
38 #define PROCESSOR_PM_SET_REGS 1 /* Set Performance Monitor Registers */
39 #define PROCESSOR_PM_SET_MMCR 2 /* Set Monitor Mode Controls Registers */
40 #define PROCESSOR_PM_CLR_PMC 3 /* Clear Performance Monitor Counter Registers */
43 * Performance Monitor Register structures
45 * XXX - These have not been updated for ppc64.
56 unsigned int reserved3
: 1; /* enint */
57 unsigned int reserved4
: 1; /* discount */
58 unsigned int reserved5
: 2; /* rtcselect */
59 unsigned int reserved6
: 1; /* intonbittrans */
60 unsigned int threshold
: 6;
61 unsigned int reserved7
: 1; /* pmc1intcontrol */
62 unsigned int reserved8
: 1; /* pmcintcontrol */
63 unsigned int reserved9
: 1; /* pmctrigger */
64 unsigned int pmc1select
: 7;
65 unsigned int pmc2select
: 6;
72 unsigned int pmc3select
: 5;
73 unsigned int pmc4select
: 5;
74 unsigned int reserved
: 22;
81 unsigned int threshmult
: 1;
82 unsigned int reserved
: 31;
89 unsigned int ov
: 1; /* overflow value */
90 unsigned int cv
: 31; /* countervalue */
96 /* Processor Performance Monitor Registers definitions */
98 struct processor_pm_regs
{
107 typedef struct processor_pm_regs processor_pm_regs_data_t
;
108 typedef struct processor_pm_regs
*processor_pm_regs_t
;
109 #define PROCESSOR_PM_REGS_COUNT ((mach_msg_type_number_t) \
110 (sizeof(processor_pm_regs_data_t) / sizeof (unsigned int)))
112 #define PROCESSOR_PM_REGS_COUNT_POWERPC_750 \
113 (PROCESSOR_PM_REGS_COUNT * 2 )
115 #define PROCESSOR_PM_REGS_COUNT_POWERPC_7400 \
116 (PROCESSOR_PM_REGS_COUNT * 3 )
118 union processor_control_data
{
119 processor_pm_regs_data_t cmd_pm_regs
[3];
122 struct processor_control_cmd
{
124 cpu_type_t cmd_cpu_type
;
125 cpu_subtype_t cmd_cpu_subtype
;
126 union processor_control_data u
;
129 typedef struct processor_control_cmd processor_control_cmd_data_t
;
130 typedef struct processor_control_cmd
*processor_control_cmd_t
;
131 #define cmd_pm_regs u.cmd_pm_regs;
132 #define cmd_pm_ctls u.cmd_pm_ctls;
134 #define PROCESSOR_CONTROL_CMD_COUNT ((mach_msg_type_number_t) \
135 (((sizeof(processor_control_cmd_data_t)) - \
136 (sizeof(union processor_control_data))) / sizeof (integer_t)))
138 /* x should be a processor_pm_regs_t */
139 #define PERFMON_MMCR0(x) ((x)[0].u.mmcr0.word)
140 #define PERFMON_PMC1(x) ((x)[0].pmc[0].word)
141 #define PERFMON_PMC2(x) ((x)[0].pmc[1].word)
142 #define PERFMON_MMCR1(x) ((x)[1].u.mmcr1.word)
143 #define PERFMON_PMC3(x) ((x)[1].pmc[0].word)
144 #define PERFMON_PMC4(x) ((x)[1].pmc[1].word)
145 #define PERFMON_MMCR2(x) ((x)[2].u.mmcr2.word)
147 #define PERFMON_DIS(x) ((x)[0].u.mmcr0.bits.dis)
148 #define PERFMON_DP(x) ((x)[0].u.mmcr0.bits.dp)
149 #define PERFMON_DU(x) ((x)[0].u.mmcr0.bits.du)
150 #define PERFMON_DMS(x) ((x)[0].u.mmcr0.bits.dms)
151 #define PERFMON_DMR(x) ((x)[0].u.mmcr0.bits.dmr)
152 #define PERFMON_THRESHOLD(x) ((x)[0].u.mmcr0.bits.threshold)
153 #define PERFMON_PMC1SELECT(x) ((x)[0].u.mmcr0.bits.pmc1select)
154 #define PERFMON_PMC2SELECT(x) ((x)[0].u.mmcr0.bits.pmc2select)
155 #define PERFMON_PMC3SELECT(x) ((x)[1].u.mmcr1.bits.pmc3select)
156 #define PERFMON_PMC4SELECT(x) ((x)[1].u.mmcr1.bits.pmc4select)
157 #define PERFMON_THRESHMULT(x) ((x)[2].u.mmcr2.bits.threshmult)
158 #define PERFMON_PMC1_CV(x) ((x)[0].u.pmc[0].bits.cv)
159 #define PERFMON_PMC2_CV(x) ((x)[0].u.pmc[1].bits.cv)
160 #define PERFMON_PMC3_CV(x) ((x)[1].u.pmc[0].bits.cv)
161 #define PERFMON_PMC4_CV(x) ((x)[1].u.pmc[1].bits.cv)
163 typedef unsigned int processor_temperature_data_t
;
164 typedef unsigned int *processor_temperature_t
;
166 #define PROCESSOR_TEMPERATURE_COUNT 1
170 #endif /* _MACH_PPC_PROCESSOR_INFO_H_ */