]> git.saurik.com Git - apple/xnu.git/blame - osfmk/kern/processor.h
xnu-1504.7.4.tar.gz
[apple/xnu.git] / osfmk / kern / processor.h
CommitLineData
1c79356b 1/*
b0d623f7 2 * Copyright (c) 2000-2009 Apple Inc. All rights reserved.
1c79356b 3 *
2d21ac55 4 * @APPLE_OSREFERENCE_LICENSE_HEADER_START@
1c79356b 5 *
2d21ac55
A
6 * This file contains Original Code and/or Modifications of Original Code
7 * as defined in and that are subject to the Apple Public Source License
8 * Version 2.0 (the 'License'). You may not use this file except in
9 * compliance with the License. The rights granted to you under the License
10 * may not be used to create, or enable the creation or redistribution of,
11 * unlawful or unlicensed copies of an Apple operating system, or to
12 * circumvent, violate, or enable the circumvention or violation of, any
13 * terms of an Apple operating system software license agreement.
8f6c56a5 14 *
2d21ac55
A
15 * Please obtain a copy of the License at
16 * http://www.opensource.apple.com/apsl/ and read it before using this file.
17 *
18 * The Original Code and all software distributed under the License are
19 * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER
8f6c56a5
A
20 * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
21 * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
2d21ac55
A
22 * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT.
23 * Please see the License for the specific language governing rights and
24 * limitations under the License.
8f6c56a5 25 *
2d21ac55 26 * @APPLE_OSREFERENCE_LICENSE_HEADER_END@
1c79356b
A
27 */
28/*
29 * @OSF_COPYRIGHT@
30 */
31/*
32 * Mach Operating System
33 * Copyright (c) 1991,1990,1989 Carnegie Mellon University
34 * All Rights Reserved.
35 *
36 * Permission to use, copy, modify and distribute this software and its
37 * documentation is hereby granted, provided that both the copyright
38 * notice and this permission notice appear in all copies of the
39 * software, derivative works or modified versions, and any portions
40 * thereof, and that both notices appear in supporting documentation.
41 *
42 * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
43 * CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
44 * ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
45 *
46 * Carnegie Mellon requests users of this software to return to
47 *
48 * Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
49 * School of Computer Science
50 * Carnegie Mellon University
51 * Pittsburgh PA 15213-3890
52 *
53 * any improvements or extensions that they make and grant Carnegie Mellon
54 * the rights to redistribute these changes.
55 */
56/*
57 */
58
59/*
91447636 60 * processor.h: Processor and processor-related definitions.
1c79356b
A
61 */
62
63#ifndef _KERN_PROCESSOR_H_
64#define _KERN_PROCESSOR_H_
65
1c79356b
A
66#include <mach/boolean.h>
67#include <mach/kern_return.h>
68#include <kern/kern_types.h>
69
91447636 70#include <sys/cdefs.h>
1c79356b 71
9bccf70c 72#ifdef MACH_KERNEL_PRIVATE
1c79356b 73
1c79356b 74#include <mach/mach_types.h>
91447636 75#include <kern/ast.h>
1c79356b
A
76#include <kern/cpu_number.h>
77#include <kern/lock.h>
78#include <kern/queue.h>
79#include <kern/sched.h>
91447636 80#include <kern/processor_data.h>
1c79356b 81
1c79356b 82#include <machine/ast_types.h>
1c79356b
A
83
84struct processor_set {
9bccf70c 85 queue_head_t active_queue; /* active processors */
2d21ac55 86 queue_head_t idle_queue; /* idle processors */
9bccf70c 87
c910b4d9 88 processor_t low_pri, low_count;
9bccf70c 89
2d21ac55 90 int processor_count;
9bccf70c 91
b7266188
A
92 int cpu_set_low, cpu_set_hi;
93 int cpu_set_count;
94
2d21ac55 95 decl_simple_lock_data(,sched_lock) /* lock for above */
9bccf70c
A
96
97 struct ipc_port * pset_self; /* port for operations */
98 struct ipc_port * pset_name_self; /* port for information */
99
2d21ac55
A
100 processor_set_t pset_list; /* chain of associated psets */
101 pset_node_t node;
102};
103
104extern struct processor_set pset0;
9bccf70c 105
2d21ac55
A
106struct pset_node {
107 processor_set_t psets; /* list of associated psets */
91447636 108
2d21ac55
A
109 pset_node_t nodes; /* list of associated subnodes */
110 pset_node_t node_list; /* chain of associated nodes */
111
112 pset_node_t parent;
1c79356b
A
113};
114
2d21ac55
A
115extern struct pset_node pset_node0;
116
117extern queue_head_t tasks, threads;
118extern int tasks_count, threads_count;
b0d623f7
A
119decl_lck_mtx_data(extern,tasks_threads_lock)
120
121struct processor_meta {
122 queue_head_t idle_queue;
123 processor_t primary;
124};
125
126typedef struct processor_meta *processor_meta_t;
127#define PROCESSOR_META_NULL ((processor_meta_t) 0)
91447636 128
1c79356b 129struct processor {
91447636 130 queue_chain_t processor_queue;/* idle/active queue link,
9bccf70c 131 * MUST remain the first element */
1c79356b 132 int state; /* See below */
55e303ae
A
133 struct thread
134 *active_thread, /* thread running on processor */
91447636 135 *next_thread, /* next thread when dispatched */
1c79356b 136 *idle_thread; /* this processor's idle thread. */
55e303ae 137
2d21ac55 138 processor_set_t processor_set; /* assigned set */
55e303ae
A
139
140 int current_pri; /* priority of current thread */
b0d623f7 141 int cpu_id; /* platform numeric id */
55e303ae 142
0b4e3aa0 143 timer_call_data_t quantum_timer; /* timer for quantum expiration */
0b4e3aa0
A
144 uint64_t quantum_end; /* time when current quantum ends */
145 uint64_t last_dispatch; /* time of last dispatch */
1c79356b 146
55e303ae 147 uint64_t deadline; /* current deadline */
2d21ac55 148 int timeslice; /* quanta before timeslice ends */
55e303ae 149
2d21ac55 150 struct run_queue runq; /* runq for this processor */
b0d623f7 151 processor_meta_t processor_meta;
9bccf70c 152
91447636 153 struct ipc_port * processor_self; /* port for operations */
2d21ac55 154
91447636
A
155 processor_t processor_list; /* all existing processors */
156 processor_data_t processor_data; /* per-processor data */
1c79356b
A
157};
158
91447636
A
159extern processor_t processor_list;
160extern unsigned int processor_count;
161decl_simple_lock_data(extern,processor_list_lock)
9bccf70c 162
c910b4d9
A
163extern uint32_t processor_avail_count;
164
165extern processor_t master_processor;
1c79356b
A
166
167/*
2d21ac55
A
168 * Processor state is accessed by locking the scheduling lock
169 * for the assigned processor set.
1c79356b 170 */
55e303ae 171#define PROCESSOR_OFF_LINE 0 /* Not available */
2d21ac55
A
172#define PROCESSOR_SHUTDOWN 1 /* Going off-line */
173#define PROCESSOR_START 2 /* Being started */
c910b4d9
A
174#define PROCESSOR_INACTIVE 3 /* Inactive (unavailable) */
175#define PROCESSOR_IDLE 4 /* Idle (available) */
176#define PROCESSOR_DISPATCHING 5 /* Dispatching (idle -> active) */
177#define PROCESSOR_RUNNING 6 /* Normal execution */
1c79356b 178
91447636 179extern processor_t current_processor(void);
1c79356b 180
91447636
A
181extern processor_t cpu_to_processor(
182 int cpu);
1c79356b 183
2d21ac55
A
184/* Lock macros */
185
186#define pset_lock(p) simple_lock(&(p)->sched_lock)
187#define pset_unlock(p) simple_unlock(&(p)->sched_lock)
188#define pset_lock_init(p) simple_lock_init(&(p)->sched_lock, 0)
189
2d21ac55
A
190/* Update hints */
191
cf7d32b8
A
192#define pset_pri_hint(ps, p, pri) \
193MACRO_BEGIN \
194 if ((p) != (ps)->low_pri) { \
195 if ((pri) < (ps)->low_pri->current_pri) \
196 (ps)->low_pri = (p); \
c910b4d9
A
197 else \
198 if ((ps)->low_pri->state < PROCESSOR_IDLE) \
199 (ps)->low_pri = (p); \
200 } \
201MACRO_END
202
203#define pset_count_hint(ps, p, cnt) \
204MACRO_BEGIN \
205 if ((p) != (ps)->low_count) { \
206 if ((cnt) < (ps)->low_count->runq.count) \
207 (ps)->low_count = (p); \
208 else \
209 if ((ps)->low_count->state < PROCESSOR_IDLE) \
210 (ps)->low_count = (p); \
cf7d32b8 211 } \
2d21ac55
A
212MACRO_END
213
214extern void processor_bootstrap(void) __attribute__((section("__TEXT, initcode")));
91447636
A
215
216extern void processor_init(
217 processor_t processor,
b0d623f7 218 int cpu_id,
2d21ac55 219 processor_set_t processor_set) __attribute__((section("__TEXT, initcode")));
1c79356b 220
b0d623f7
A
221extern void processor_meta_init(
222 processor_t processor,
223 processor_t primary);
224
1c79356b 225extern kern_return_t processor_shutdown(
55e303ae 226 processor_t processor);
1c79356b 227
2d21ac55
A
228extern void processor_queue_shutdown(
229 processor_t processor);
1c79356b 230
2d21ac55
A
231extern processor_set_t processor_pset(
232 processor_t processor);
1c79356b 233
2d21ac55 234extern pset_node_t pset_node_root(void);
1c79356b 235
2d21ac55
A
236extern processor_set_t pset_create(
237 pset_node_t node);
1c79356b 238
2d21ac55 239extern void pset_init(
55e303ae 240 processor_set_t pset,
2d21ac55 241 pset_node_t node) __attribute__((section("__TEXT, initcode")));
1c79356b
A
242
243extern kern_return_t processor_info_count(
55e303ae
A
244 processor_flavor_t flavor,
245 mach_msg_type_number_t *count);
9bccf70c 246
2d21ac55
A
247#define pset_deallocate(x)
248#define pset_reference(x)
249
b7266188
A
250extern void machine_run_count(
251 uint32_t count);
252
253extern boolean_t machine_processor_is_inactive(
254 processor_t processor);
c910b4d9 255
b7266188
A
256extern processor_t machine_choose_processor(
257 processor_set_t pset,
258 processor_t processor);
c910b4d9 259
2d21ac55 260#else /* MACH_KERNEL_PRIVATE */
1c79356b 261
91447636 262__BEGIN_DECLS
9bccf70c
A
263
264extern void pset_deallocate(
55e303ae 265 processor_set_t pset);
9bccf70c
A
266
267extern void pset_reference(
55e303ae 268 processor_set_t pset);
9bccf70c 269
91447636
A
270__END_DECLS
271
2d21ac55
A
272#endif /* MACH_KERNEL_PRIVATE */
273
1c79356b 274#endif /* _KERN_PROCESSOR_H_ */