]>
Commit | Line | Data |
---|---|---|
1c79356b | 1 | /* |
b0d623f7 | 2 | * Copyright (c) 2000-2009 Apple Inc. All rights reserved. |
1c79356b | 3 | * |
2d21ac55 | 4 | * @APPLE_OSREFERENCE_LICENSE_HEADER_START@ |
1c79356b | 5 | * |
2d21ac55 A |
6 | * This file contains Original Code and/or Modifications of Original Code |
7 | * as defined in and that are subject to the Apple Public Source License | |
8 | * Version 2.0 (the 'License'). You may not use this file except in | |
9 | * compliance with the License. The rights granted to you under the License | |
10 | * may not be used to create, or enable the creation or redistribution of, | |
11 | * unlawful or unlicensed copies of an Apple operating system, or to | |
12 | * circumvent, violate, or enable the circumvention or violation of, any | |
13 | * terms of an Apple operating system software license agreement. | |
8f6c56a5 | 14 | * |
2d21ac55 A |
15 | * Please obtain a copy of the License at |
16 | * http://www.opensource.apple.com/apsl/ and read it before using this file. | |
17 | * | |
18 | * The Original Code and all software distributed under the License are | |
19 | * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER | |
8f6c56a5 A |
20 | * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES, |
21 | * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY, | |
2d21ac55 A |
22 | * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT. |
23 | * Please see the License for the specific language governing rights and | |
24 | * limitations under the License. | |
8f6c56a5 | 25 | * |
2d21ac55 | 26 | * @APPLE_OSREFERENCE_LICENSE_HEADER_END@ |
1c79356b A |
27 | */ |
28 | /* | |
29 | * @OSF_COPYRIGHT@ | |
30 | */ | |
31 | ||
32 | #ifndef _I386_MACHINE_ROUTINES_H_ | |
33 | #define _I386_MACHINE_ROUTINES_H_ | |
34 | ||
35 | #include <mach/mach_types.h> | |
36 | #include <mach/boolean.h> | |
37 | #include <kern/kern_types.h> | |
38 | #include <pexpert/pexpert.h> | |
39 | ||
91447636 | 40 | #include <sys/cdefs.h> |
9bccf70c | 41 | #include <sys/appleapiopts.h> |
1c79356b | 42 | |
91447636 A |
43 | __BEGIN_DECLS |
44 | ||
b0d623f7 A |
45 | #ifdef XNU_KERNEL_PRIVATE |
46 | ||
0c530ab8 A |
47 | /* are we a 64 bit platform ? */ |
48 | ||
49 | boolean_t ml_is64bit(void); | |
50 | ||
51 | /* is this a 64bit thread? */ | |
52 | ||
53 | boolean_t ml_thread_is64bit(thread_t); | |
54 | ||
55 | /* is this a 64bit thread? */ | |
56 | ||
57 | boolean_t ml_state_is64bit(void *); | |
58 | ||
59 | /* set state of fpu save area for signal handling */ | |
60 | ||
61 | void ml_fp_setvalid(boolean_t); | |
62 | ||
63 | void ml_cpu_set_ldt(int); | |
64 | ||
1c79356b A |
65 | /* Interrupt handling */ |
66 | ||
55e303ae A |
67 | /* Initialize Interrupts */ |
68 | void ml_init_interrupt(void); | |
69 | ||
1c79356b A |
70 | |
71 | /* Generate a fake interrupt */ | |
72 | void ml_cause_interrupt(void); | |
73 | ||
b0d623f7 A |
74 | /* Initialize Interrupts */ |
75 | void ml_install_interrupt_handler( | |
76 | void *nub, | |
77 | int source, | |
78 | void *target, | |
79 | IOInterruptHandler handler, | |
80 | void *refCon); | |
81 | ||
9bccf70c | 82 | void ml_get_timebase(unsigned long long *timestamp); |
0c530ab8 | 83 | void ml_init_lock_timeout(void); |
d52fe63f | 84 | |
b0d623f7 A |
85 | vm_offset_t |
86 | ml_static_ptovirt( | |
87 | vm_offset_t); | |
88 | ||
89 | void ml_static_mfree( | |
90 | vm_offset_t, | |
91 | vm_size_t); | |
92 | ||
93 | /* boot memory allocation */ | |
94 | vm_offset_t ml_static_malloc( | |
95 | vm_size_t size); | |
96 | ||
97 | /* virtual to physical on wired pages */ | |
98 | vm_offset_t ml_vtophys( | |
99 | vm_offset_t vaddr); | |
100 | ||
101 | vm_size_t ml_nofault_copy( | |
102 | vm_offset_t virtsrc, vm_offset_t virtdst, vm_size_t size); | |
103 | ||
104 | /* Machine topology info */ | |
105 | uint64_t ml_cpu_cache_size(unsigned int level); | |
106 | uint64_t ml_cpu_cache_sharing(unsigned int level); | |
107 | ||
108 | /* Initialize the maximum number of CPUs */ | |
109 | void ml_init_max_cpus( | |
110 | unsigned long max_cpus); | |
111 | ||
112 | extern void ml_cpu_up(void); | |
113 | extern void ml_cpu_down(void); | |
114 | ||
115 | void bzero_phys_nc( | |
116 | addr64_t phys_address, | |
117 | uint32_t length); | |
118 | ||
119 | #if defined(PEXPERT_KERNEL_PRIVATE) || defined(MACH_KERNEL_PRIVATE) | |
120 | /* IO memory map services */ | |
121 | ||
122 | /* Map memory map IO space */ | |
123 | vm_offset_t ml_io_map( | |
124 | vm_offset_t phys_addr, | |
125 | vm_size_t size); | |
126 | ||
127 | extern uint32_t bounce_pool_base; | |
128 | extern uint32_t bounce_pool_size; | |
129 | ||
130 | void ml_get_bouncepool_info( | |
131 | vm_offset_t *phys_addr, | |
132 | vm_size_t *size); | |
133 | ||
134 | ||
135 | #endif /* PEXPERT_KERNEL_PRIVATE || MACH_KERNEL_PRIVATE */ | |
136 | ||
137 | #endif /* XNU_KERNEL_PRIVATE */ | |
138 | ||
139 | #ifdef KERNEL_PRIVATE | |
140 | ||
55e303ae A |
141 | /* Type for the Time Base Enable function */ |
142 | typedef void (*time_base_enable_t)(cpu_id_t cpu_id, boolean_t enable); | |
143 | ||
9bccf70c A |
144 | /* Type for the IPI Hander */ |
145 | typedef void (*ipi_handler_t)(void); | |
146 | ||
55e303ae A |
147 | /* Struct for ml_processor_register */ |
148 | struct ml_processor_info { | |
149 | cpu_id_t cpu_id; | |
150 | boolean_t boot_cpu; | |
151 | vm_offset_t start_paddr; | |
152 | boolean_t supports_nap; | |
153 | unsigned long l2cr_value; | |
154 | time_base_enable_t time_base_enable; | |
155 | }; | |
156 | ||
157 | typedef struct ml_processor_info ml_processor_info_t; | |
158 | ||
91447636 | 159 | |
9bccf70c | 160 | /* Register a processor */ |
b0d623f7 A |
161 | kern_return_t |
162 | ml_processor_register( | |
163 | cpu_id_t cpu_id, | |
164 | uint32_t lapic_id, | |
165 | processor_t *processor_out, | |
166 | boolean_t boot_cpu, | |
167 | boolean_t start ); | |
0c530ab8 | 168 | |
43866e37 A |
169 | /* PCI config cycle probing */ |
170 | boolean_t ml_probe_read( | |
171 | vm_offset_t paddr, | |
172 | unsigned int *val); | |
55e303ae A |
173 | boolean_t ml_probe_read_64( |
174 | addr64_t paddr, | |
175 | unsigned int *val); | |
43866e37 A |
176 | |
177 | /* Read physical address byte */ | |
178 | unsigned int ml_phys_read_byte( | |
179 | vm_offset_t paddr); | |
55e303ae A |
180 | unsigned int ml_phys_read_byte_64( |
181 | addr64_t paddr); | |
43866e37 A |
182 | |
183 | /* Read physical address half word */ | |
184 | unsigned int ml_phys_read_half( | |
185 | vm_offset_t paddr); | |
55e303ae A |
186 | unsigned int ml_phys_read_half_64( |
187 | addr64_t paddr); | |
43866e37 A |
188 | |
189 | /* Read physical address word*/ | |
190 | unsigned int ml_phys_read( | |
191 | vm_offset_t paddr); | |
55e303ae A |
192 | unsigned int ml_phys_read_64( |
193 | addr64_t paddr); | |
43866e37 A |
194 | unsigned int ml_phys_read_word( |
195 | vm_offset_t paddr); | |
55e303ae A |
196 | unsigned int ml_phys_read_word_64( |
197 | addr64_t paddr); | |
43866e37 A |
198 | |
199 | /* Read physical address double word */ | |
200 | unsigned long long ml_phys_read_double( | |
201 | vm_offset_t paddr); | |
55e303ae A |
202 | unsigned long long ml_phys_read_double_64( |
203 | addr64_t paddr); | |
43866e37 A |
204 | |
205 | /* Write physical address byte */ | |
206 | void ml_phys_write_byte( | |
207 | vm_offset_t paddr, unsigned int data); | |
55e303ae A |
208 | void ml_phys_write_byte_64( |
209 | addr64_t paddr, unsigned int data); | |
43866e37 A |
210 | |
211 | /* Write physical address half word */ | |
212 | void ml_phys_write_half( | |
213 | vm_offset_t paddr, unsigned int data); | |
55e303ae A |
214 | void ml_phys_write_half_64( |
215 | addr64_t paddr, unsigned int data); | |
43866e37 A |
216 | |
217 | /* Write physical address word */ | |
218 | void ml_phys_write( | |
219 | vm_offset_t paddr, unsigned int data); | |
55e303ae A |
220 | void ml_phys_write_64( |
221 | addr64_t paddr, unsigned int data); | |
43866e37 A |
222 | void ml_phys_write_word( |
223 | vm_offset_t paddr, unsigned int data); | |
55e303ae A |
224 | void ml_phys_write_word_64( |
225 | addr64_t paddr, unsigned int data); | |
43866e37 A |
226 | |
227 | /* Write physical address double word */ | |
228 | void ml_phys_write_double( | |
229 | vm_offset_t paddr, unsigned long long data); | |
55e303ae A |
230 | void ml_phys_write_double_64( |
231 | addr64_t paddr, unsigned long long data); | |
43866e37 | 232 | |
43866e37 A |
233 | /* Struct for ml_cpu_get_info */ |
234 | struct ml_cpu_info { | |
235 | unsigned long vector_unit; | |
236 | unsigned long cache_line_size; | |
237 | unsigned long l1_icache_size; | |
238 | unsigned long l1_dcache_size; | |
239 | unsigned long l2_settings; | |
240 | unsigned long l2_cache_size; | |
241 | unsigned long l3_settings; | |
242 | unsigned long l3_cache_size; | |
243 | }; | |
244 | ||
245 | typedef struct ml_cpu_info ml_cpu_info_t; | |
246 | ||
247 | /* Get processor info */ | |
91447636 | 248 | void ml_cpu_get_info(ml_cpu_info_t *ml_cpu_info); |
43866e37 | 249 | |
9bccf70c A |
250 | void ml_thread_policy( |
251 | thread_t thread, | |
252 | unsigned policy_id, | |
253 | unsigned policy_info); | |
1c79356b | 254 | |
9bccf70c A |
255 | #define MACHINE_GROUP 0x00000001 |
256 | #define MACHINE_NETWORK_GROUP 0x10000000 | |
257 | #define MACHINE_NETWORK_WORKLOOP 0x00000001 | |
258 | #define MACHINE_NETWORK_NETISR 0x00000002 | |
1c79356b | 259 | |
43866e37 A |
260 | /* Return the maximum number of CPUs set by ml_init_max_cpus() */ |
261 | int ml_get_max_cpus( | |
262 | void); | |
263 | ||
2d21ac55 A |
264 | /* |
265 | * The following are in pmCPU.c not machine_routines.c. | |
266 | */ | |
0c530ab8 A |
267 | extern void ml_set_maxsnoop(uint32_t maxdelay); |
268 | extern unsigned ml_get_maxsnoop(void); | |
269 | extern void ml_set_maxbusdelay(uint32_t mdelay); | |
270 | extern uint32_t ml_get_maxbusdelay(void); | |
593a1d5f A |
271 | extern void ml_set_maxintdelay(uint64_t mdelay); |
272 | extern uint64_t ml_get_maxintdelay(void); | |
2d21ac55 A |
273 | |
274 | ||
0c530ab8 A |
275 | extern uint64_t tmrCvt(uint64_t time, uint64_t conversion); |
276 | ||
2d21ac55 A |
277 | extern uint64_t ml_cpu_int_event_time(void); |
278 | ||
b0d623f7 A |
279 | #endif /* KERNEL_PRIVATE */ |
280 | ||
281 | /* Get Interrupts Enabled */ | |
282 | boolean_t ml_get_interrupts_enabled(void); | |
283 | ||
284 | /* Set Interrupts Enabled */ | |
285 | boolean_t ml_set_interrupts_enabled(boolean_t enable); | |
286 | ||
287 | /* Check if running at interrupt context */ | |
288 | boolean_t ml_at_interrupt_context(void); | |
289 | ||
290 | /* Zero bytes starting at a physical address */ | |
291 | void bzero_phys( | |
292 | addr64_t phys_address, | |
293 | uint32_t length); | |
294 | ||
295 | /* Bytes available on current stack */ | |
296 | vm_offset_t ml_stack_remaining(void); | |
297 | ||
298 | #if CONFIG_COUNTERS | |
299 | void ml_get_csw_threads(thread_t * /*old*/, thread_t * /*new*/); | |
300 | #endif /* CONFIG_COUNTERS */ | |
1c79356b | 301 | |
91447636 A |
302 | __END_DECLS |
303 | ||
1c79356b | 304 | #endif /* _I386_MACHINE_ROUTINES_H_ */ |