]> git.saurik.com Git - apple/xnu.git/blame - osfmk/ppc/chud/chud_cpu_asm.h
xnu-517.12.7.tar.gz
[apple/xnu.git] / osfmk / ppc / chud / chud_cpu_asm.h
CommitLineData
55e303ae
A
1/*
2 * Copyright (c) 2003 Apple Computer, Inc. All rights reserved.
3 *
4 * @APPLE_LICENSE_HEADER_START@
5 *
e5568f75
A
6 * The contents of this file constitute Original Code as defined in and
7 * are subject to the Apple Public Source License Version 1.1 (the
8 * "License"). You may not use this file except in compliance with the
9 * License. Please obtain a copy of the License at
10 * http://www.apple.com/publicsource and read it before using this file.
55e303ae 11 *
e5568f75
A
12 * This Original Code and all software distributed under the License are
13 * distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, EITHER
55e303ae
A
14 * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
15 * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
e5568f75
A
16 * FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT. Please see the
17 * License for the specific language governing rights and limitations
18 * under the License.
55e303ae
A
19 *
20 * @APPLE_LICENSE_HEADER_END@
21 */
22
23#ifndef _CHUD_CPU_ASM_H_
24#define _CHUD_CPU_ASM_H_
25
26void chudxnu_mfsrr0_64(uint64_t *val);
27void chudxnu_mfsrr1_64(uint64_t *val);
28void chudxnu_mfdar_64(uint64_t *val);
29void chudxnu_mfsdr1_64(uint64_t *val);
30void chudxnu_mfsprg0_64(uint64_t *val);
31void chudxnu_mfsprg1_64(uint64_t *val);
32void chudxnu_mfsprg2_64(uint64_t *val);
33void chudxnu_mfsprg3_64(uint64_t *val);
34void chudxnu_mfasr_64(uint64_t *val);
35void chudxnu_mfdabr_64(uint64_t *val);
36void chudxnu_mfhid0_64(uint64_t *val);
37void chudxnu_mfhid1_64(uint64_t *val);
38void chudxnu_mfhid4_64(uint64_t *val);
39void chudxnu_mfhid5_64(uint64_t *val);
40void chudxnu_mfmmcr0_64(uint64_t *val);
41void chudxnu_mfmmcr1_64(uint64_t *val);
42void chudxnu_mfmmcra_64(uint64_t *val);
43void chudxnu_mfsiar_64(uint64_t *val);
44void chudxnu_mfsdar_64(uint64_t *val);
45void chudxnu_mfimc_64(uint64_t *val);
46void chudxnu_mfrmor_64(uint64_t *val);
47void chudxnu_mfhrmor_64(uint64_t *val);
48void chudxnu_mfhior_64(uint64_t *val);
49void chudxnu_mflpidr_64(uint64_t *val);
50void chudxnu_mflpcr_64(uint64_t *val);
51void chudxnu_mfdabrx_64(uint64_t *val);
52void chudxnu_mfhsprg0_64(uint64_t *val);
53void chudxnu_mfhsprg1_64(uint64_t *val);
54void chudxnu_mfhsrr0_64(uint64_t *val);
55void chudxnu_mfhsrr1_64(uint64_t *val);
56void chudxnu_mfhdec_64(uint64_t *val);
57void chudxnu_mftrig0_64(uint64_t *val);
58void chudxnu_mftrig1_64(uint64_t *val);
59void chudxnu_mftrig2_64(uint64_t *val);
60void chudxnu_mfaccr_64(uint64_t *val);
61void chudxnu_mfscomc_64(uint64_t *val);
62void chudxnu_mfscomd_64(uint64_t *val);
63void chudxnu_mfmsr_64(uint64_t *val);
64
65void chudxnu_mtsrr0_64(uint64_t *val);
66void chudxnu_mtsrr1_64(uint64_t *val);
67void chudxnu_mtdar_64(uint64_t *val);
68void chudxnu_mtsdr1_64(uint64_t *val);
69void chudxnu_mtsprg0_64(uint64_t *val);
70void chudxnu_mtsprg1_64(uint64_t *val);
71void chudxnu_mtsprg2_64(uint64_t *val);
72void chudxnu_mtsprg3_64(uint64_t *val);
73void chudxnu_mtasr_64(uint64_t *val);
74void chudxnu_mtdabr_64(uint64_t *val);
75void chudxnu_mthid0_64(uint64_t *val);
76void chudxnu_mthid1_64(uint64_t *val);
77void chudxnu_mthid4_64(uint64_t *val);
78void chudxnu_mthid5_64(uint64_t *val);
79void chudxnu_mtmmcr0_64(uint64_t *val);
80void chudxnu_mtmmcr1_64(uint64_t *val);
81void chudxnu_mtmmcra_64(uint64_t *val);
82void chudxnu_mtsiar_64(uint64_t *val);
83void chudxnu_mtsdar_64(uint64_t *val);
84void chudxnu_mtimc_64(uint64_t *val);
85void chudxnu_mtrmor_64(uint64_t *val);
86void chudxnu_mthrmor_64(uint64_t *val);
87void chudxnu_mthior_64(uint64_t *val);
88void chudxnu_mtlpidr_64(uint64_t *val);
89void chudxnu_mtlpcr_64(uint64_t *val);
90void chudxnu_mtdabrx_64(uint64_t *val);
91void chudxnu_mthsprg0_64(uint64_t *val);
92void chudxnu_mthsprg1_64(uint64_t *val);
93void chudxnu_mthsrr0_64(uint64_t *val);
94void chudxnu_mthsrr1_64(uint64_t *val);
95void chudxnu_mthdec_64(uint64_t *val);
96void chudxnu_mttrig0_64(uint64_t *val);
97void chudxnu_mttrig1_64(uint64_t *val);
98void chudxnu_mttrig2_64(uint64_t *val);
99void chudxnu_mtaccr_64(uint64_t *val);
100void chudxnu_mtscomc_64(uint64_t *val);
101void chudxnu_mtscomd_64(uint64_t *val);
102void chudxnu_mtmsr_64(uint64_t *val);
103
104#endif // _CHUD_CPU_ASM_H_