]> git.saurik.com Git - apple/xnu.git/blame - osfmk/i386/phys.c
xnu-1699.26.8.tar.gz
[apple/xnu.git] / osfmk / i386 / phys.c
CommitLineData
1c79356b 1/*
91447636 2 * Copyright (c) 2000-2004 Apple Computer, Inc. All rights reserved.
1c79356b 3 *
2d21ac55 4 * @APPLE_OSREFERENCE_LICENSE_HEADER_START@
1c79356b 5 *
2d21ac55
A
6 * This file contains Original Code and/or Modifications of Original Code
7 * as defined in and that are subject to the Apple Public Source License
8 * Version 2.0 (the 'License'). You may not use this file except in
9 * compliance with the License. The rights granted to you under the License
10 * may not be used to create, or enable the creation or redistribution of,
11 * unlawful or unlicensed copies of an Apple operating system, or to
12 * circumvent, violate, or enable the circumvention or violation of, any
13 * terms of an Apple operating system software license agreement.
8f6c56a5 14 *
2d21ac55
A
15 * Please obtain a copy of the License at
16 * http://www.opensource.apple.com/apsl/ and read it before using this file.
17 *
18 * The Original Code and all software distributed under the License are
19 * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER
8f6c56a5
A
20 * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
21 * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
2d21ac55
A
22 * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT.
23 * Please see the License for the specific language governing rights and
24 * limitations under the License.
8f6c56a5 25 *
2d21ac55 26 * @APPLE_OSREFERENCE_LICENSE_HEADER_END@
1c79356b
A
27 */
28/*
29 * @OSF_COPYRIGHT@
30 */
31/*
32 * Mach Operating System
33 * Copyright (c) 1991,1990,1989 Carnegie Mellon University
34 * All Rights Reserved.
35 *
36 * Permission to use, copy, modify and distribute this software and its
37 * documentation is hereby granted, provided that both the copyright
38 * notice and this permission notice appear in all copies of the
39 * software, derivative works or modified versions, and any portions
40 * thereof, and that both notices appear in supporting documentation.
41 *
42 * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
43 * CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
44 * ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
45 *
46 * Carnegie Mellon requests users of this software to return to
47 *
48 * Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
49 * School of Computer Science
50 * Carnegie Mellon University
51 * Pittsburgh PA 15213-3890
52 *
53 * any improvements or extensions that they make and grant Carnegie Mellon
54 * the rights to redistribute these changes.
55 */
1c79356b 56
91447636
A
57#include <mach_rt.h>
58#include <mach_debug.h>
59#include <mach_ldebug.h>
60
61#include <sys/kdebug.h>
62
63#include <mach/kern_return.h>
64#include <mach/thread_status.h>
1c79356b 65#include <mach/vm_param.h>
91447636
A
66
67#include <kern/counters.h>
68#include <kern/mach_param.h>
69#include <kern/task.h>
70#include <kern/thread.h>
71#include <kern/sched_prim.h>
1c79356b 72#include <kern/misc_protos.h>
91447636
A
73#include <kern/assert.h>
74#include <kern/spl.h>
75#include <ipc/ipc_port.h>
76#include <vm/vm_kern.h>
77#include <vm/vm_map.h>
78#include <vm/pmap.h>
79
80#include <i386/cpu_data.h>
81#include <i386/cpu_number.h>
82#include <i386/thread.h>
83#include <i386/eflags.h>
84#include <i386/proc_reg.h>
85#include <i386/seg.h>
86#include <i386/tss.h>
87#include <i386/user_ldt.h>
88#include <i386/fpu.h>
91447636 89#include <i386/misc_protos.h>
1c79356b
A
90
91/*
92 * pmap_zero_page zeros the specified (machine independent) page.
93 */
94void
95pmap_zero_page(
b0d623f7 96 ppnum_t pn)
1c79356b 97{
55e303ae 98 assert(pn != vm_page_fictitious_addr);
2d21ac55 99 assert(pn != vm_page_guard_addr);
91447636 100 bzero_phys((addr64_t)i386_ptob(pn), PAGE_SIZE);
1c79356b
A
101}
102
103/*
104 * pmap_zero_part_page
105 * zeros the specified (machine independent) part of a page.
106 */
107void
108pmap_zero_part_page(
b0d623f7 109 ppnum_t pn,
1c79356b
A
110 vm_offset_t offset,
111 vm_size_t len)
112{
55e303ae 113 assert(pn != vm_page_fictitious_addr);
2d21ac55 114 assert(pn != vm_page_guard_addr);
1c79356b 115 assert(offset + len <= PAGE_SIZE);
b0d623f7 116 bzero_phys((addr64_t)(i386_ptob(pn) + offset), (uint32_t)len);
1c79356b
A
117}
118
119/*
120 * pmap_copy_page copies the specified (machine independent) pages.
121 */
122void
123pmap_copy_part_page(
55e303ae 124 ppnum_t psrc,
1c79356b 125 vm_offset_t src_offset,
55e303ae 126 ppnum_t pdst,
1c79356b
A
127 vm_offset_t dst_offset,
128 vm_size_t len)
129{
0c530ab8
A
130 pmap_paddr_t src, dst;
131
55e303ae
A
132 assert(psrc != vm_page_fictitious_addr);
133 assert(pdst != vm_page_fictitious_addr);
2d21ac55
A
134 assert(psrc != vm_page_guard_addr);
135 assert(pdst != vm_page_guard_addr);
0c530ab8
A
136
137 src = i386_ptob(psrc);
138 dst = i386_ptob(pdst);
139
b0d623f7
A
140 assert((((uintptr_t)dst & PAGE_MASK) + dst_offset + len) <= PAGE_SIZE);
141 assert((((uintptr_t)src & PAGE_MASK) + src_offset + len) <= PAGE_SIZE);
0c530ab8 142
91447636
A
143 bcopy_phys((addr64_t)src + (src_offset & INTEL_OFFMASK),
144 (addr64_t)dst + (dst_offset & INTEL_OFFMASK),
145 len);
1c79356b
A
146}
147
148/*
149 * pmap_copy_part_lpage copies part of a virtually addressed page
150 * to a physically addressed page.
151 */
152void
153pmap_copy_part_lpage(
b0d623f7
A
154 __unused vm_offset_t src,
155 __unused ppnum_t pdst,
156 __unused vm_offset_t dst_offset,
157 __unused vm_size_t len)
1c79356b 158{
b0d623f7 159#ifdef __i386__
0c530ab8 160 mapwindow_t *map;
b0d623f7 161#endif
55e303ae 162
55e303ae 163 assert(pdst != vm_page_fictitious_addr);
2d21ac55 164 assert(pdst != vm_page_guard_addr);
0c530ab8
A
165 assert((dst_offset + len) <= PAGE_SIZE);
166
b0d623f7 167#ifdef __i386__
0c530ab8
A
168 mp_disable_preemption();
169
170 map = pmap_get_mapwindow(INTEL_PTE_VALID | INTEL_PTE_RW | (i386_ptob(pdst) & PG_FRAME) |
171 INTEL_PTE_REF | INTEL_PTE_MOD);
0c530ab8
A
172
173 memcpy((void *) (map->prv_CADDR + (dst_offset & INTEL_OFFMASK)), (void *) src, len);
2d21ac55
A
174
175 pmap_put_mapwindow(map);
0c530ab8
A
176
177 mp_enable_preemption();
b0d623f7 178#endif
1c79356b
A
179}
180
181/*
182 * pmap_copy_part_rpage copies part of a physically addressed page
183 * to a virtually addressed page.
184 */
185void
186pmap_copy_part_rpage(
b0d623f7
A
187 __unused ppnum_t psrc,
188 __unused vm_offset_t src_offset,
189 __unused vm_offset_t dst,
190 __unused vm_size_t len)
1c79356b 191{
b0d623f7 192#ifdef __i386__
0c530ab8 193 mapwindow_t *map;
b0d623f7 194#endif
55e303ae
A
195
196 assert(psrc != vm_page_fictitious_addr);
2d21ac55 197 assert(psrc != vm_page_guard_addr);
0c530ab8
A
198 assert((src_offset + len) <= PAGE_SIZE);
199
b0d623f7 200#ifdef __i386__
0c530ab8
A
201 mp_disable_preemption();
202
203 map = pmap_get_mapwindow(INTEL_PTE_VALID | INTEL_PTE_RW | (i386_ptob(psrc) & PG_FRAME) |
204 INTEL_PTE_REF);
0c530ab8
A
205
206 memcpy((void *) dst, (void *) (map->prv_CADDR + (src_offset & INTEL_OFFMASK)), len);
2d21ac55
A
207
208 pmap_put_mapwindow(map);
0c530ab8
A
209
210 mp_enable_preemption();
b0d623f7 211#endif
1c79356b
A
212}
213
214/*
215 * kvtophys(addr)
216 *
217 * Convert a kernel virtual address to a physical address
218 */
0c530ab8 219addr64_t
1c79356b
A
220kvtophys(
221 vm_offset_t addr)
222{
91447636 223 pmap_paddr_t pa;
b0d623f7
A
224
225 pa = ((pmap_paddr_t)pmap_find_phys(kernel_pmap, addr)) << INTEL_PGSHIFT;
226 if (pa)
227 pa |= (addr & INTEL_OFFMASK);
2d21ac55 228
0c530ab8 229 return ((addr64_t)pa);
1c79356b 230}
0c530ab8 231
7ddcb079
A
232extern pt_entry_t *debugger_ptep;
233extern vm_map_offset_t debugger_window_kva;
234
b0d623f7
A
235__private_extern__ void ml_copy_phys(addr64_t src64, addr64_t dst64, vm_size_t bytes) {
236 void *src, *dst;
237
238 mp_disable_preemption();
239#if NCOPY_WINDOWS > 0
240 mapwindow_t *src_map, *dst_map;
241 /* We rely on MTRRs here */
242 src_map = pmap_get_mapwindow((pt_entry_t)(INTEL_PTE_VALID | ((pmap_paddr_t)src64 & PG_FRAME) | INTEL_PTE_REF));
243 dst_map = pmap_get_mapwindow((pt_entry_t)(INTEL_PTE_VALID | INTEL_PTE_RW | ((pmap_paddr_t)dst64 & PG_FRAME) | INTEL_PTE_REF | INTEL_PTE_MOD));
244 src = (void *) ((uintptr_t)src_map->prv_CADDR | ((uint32_t)src64 & INTEL_OFFMASK));
245 dst = (void *) ((uintptr_t)dst_map->prv_CADDR | ((uint32_t)dst64 & INTEL_OFFMASK));
246#elif defined(__x86_64__)
247 src = PHYSMAP_PTOV(src64);
248 dst = PHYSMAP_PTOV(dst64);
7ddcb079
A
249
250 addr64_t debug_pa = 0;
251
252 /* If either destination or source are outside the
253 * physical map, establish a physical window onto the target frame.
254 */
255 assert(physmap_enclosed(src64) || physmap_enclosed(dst64));
256
257 if (physmap_enclosed(src64) == FALSE) {
258 src = (void *)(debugger_window_kva | (src64 & INTEL_OFFMASK));
259 debug_pa = src64 & PG_FRAME;
260 } else if (physmap_enclosed(dst64) == FALSE) {
261 dst = (void *)(debugger_window_kva | (dst64 & INTEL_OFFMASK));
262 debug_pa = dst64 & PG_FRAME;
263 }
264 /* DRK: debugger only routine, we don't bother checking for an
265 * identical mapping.
266 */
267 if (debug_pa) {
268 if (debugger_window_kva == 0)
269 panic("%s: invoked in non-debug mode", __FUNCTION__);
270 /* Establish a cache-inhibited physical window; some platforms
271 * may not cover arbitrary ranges with MTRRs
272 */
273 pmap_store_pte(debugger_ptep, debug_pa | INTEL_PTE_NCACHE | INTEL_PTE_RW | INTEL_PTE_REF| INTEL_PTE_MOD | INTEL_PTE_VALID);
274 flush_tlb_raw();
275#if DEBUG
276 kprintf("Remapping debugger physical window at %p to 0x%llx\n", (void *)debugger_window_kva, debug_pa);
277#endif
278 }
b0d623f7
A
279#endif
280 /* ensure we stay within a page */
281 if (((((uint32_t)src64 & (I386_PGBYTES-1)) + bytes) > I386_PGBYTES) || ((((uint32_t)dst64 & (I386_PGBYTES-1)) + bytes) > I386_PGBYTES) ) {
282 panic("ml_copy_phys spans pages, src: 0x%llx, dst: 0x%llx", src64, dst64);
283 }
284
285 switch (bytes) {
286 case 1:
7ddcb079 287 *((uint8_t *) dst) = *((volatile uint8_t *) src);
b0d623f7
A
288 break;
289 case 2:
7ddcb079 290 *((uint16_t *) dst) = *((volatile uint16_t *) src);
b0d623f7
A
291 break;
292 case 4:
7ddcb079 293 *((uint32_t *) dst) = *((volatile uint32_t *) src);
b0d623f7
A
294 break;
295 /* Should perform two 32-bit reads */
296 case 8:
7ddcb079 297 *((uint64_t *) dst) = *((volatile uint64_t *) src);
b0d623f7
A
298 break;
299 default:
300 bcopy(src, dst, bytes);
301 break;
302 }
303#if NCOPY_WINDOWS > 0
304 pmap_put_mapwindow(src_map);
305 pmap_put_mapwindow(dst_map);
306#endif
307 mp_enable_preemption();
308}