-LEAF(__setjmp)
- stw r31, JMP_r31(r3)
- /* r1, r2, r13-r30 */
- stw r1, JMP_r1(r3)
- stw r2, JMP_r2(r3)
- stw r13, JMP_r13(r3)
- stw r14, JMP_r14(r3)
- stw r15, JMP_r15(r3)
- stw r16, JMP_r16(r3)
- stw r17, JMP_r17(r3)
- stw r18, JMP_r18(r3)
- stw r19, JMP_r19(r3)
- stw r20, JMP_r20(r3)
- stw r21, JMP_r21(r3)
- stw r22, JMP_r22(r3)
- mfcr r0
- stw r23, JMP_r23(r3)
- stw r24, JMP_r24(r3)
- mflr r5
- stw r25, JMP_r25(r3)
- stw r26, JMP_r26(r3)
- mfctr r6 ; XXX ctr is volatile
- stw r27, JMP_r27(r3)
- stw r28, JMP_r28(r3)
- mfxer r7 ; XXX xer is volatile
- stw r29, JMP_r29(r3)
- stw r30, JMP_r30(r3)
- stw r0, JMP_cr(r3)
- stw r5, JMP_lr(r3)
- stw r6, JMP_ctr(r3)
- stw r7, JMP_xer(r3)
-
- mr r31,r3 ; save jmp_buf ptr
- li r0,FlagsFastTrap
- sc ; get FPR-inuse and VR-inuse flags from kernel
- rlwinm r4,r3,0,floatUsedbit,floatUsedbit
- rlwinm. r5,r3,0,vectorUsedbit,vectorUsedbit
- cmpwi cr1,r4,0 ; set CR1 bne iff FPRs in use
- stw r3,JMP_flags(r31)
- stw r31,JMP_addr_at_setjmp(r31)
- mr r3,r31 ; restore jmp_buf ptr
- lwz r31,JMP_r31(r31)
- beq LSaveFPRsIfNecessary ; skip if vectorUsedbit was 0
-
- ; must save VRs and VRSAVE
-
- mfspr r4,VRSave
- andi. r0,r4,0xFFF ; we only care about v20-v31
- stw r0,JMP_vrsave(r3) ; set up effective VRSAVE
- beq LSaveFPRsIfNecessary ; no live non-volatile VRs
- addi r6,r3,JMP_vr_base_addr
- stvx v20,0,r6
- li r4,16*1
- stvx v21,r4,r6
- li r4,16*2
- stvx v22,r4,r6
- li r4,16*3
- stvx v23,r4,r6
- li r4,16*4
- stvx v24,r4,r6
- li r4,16*5
- stvx v25,r4,r6
- li r4,16*6
- stvx v26,r4,r6
- li r4,16*7
- stvx v27,r4,r6
- li r4,16*8
- stvx v28,r4,r6
- li r4,16*9
- stvx v29,r4,r6
- li r4,16*10
- stvx v30,r4,r6
- li r4,16*11
- stvx v31,r4,r6
-
- ; must save FPRs if they are live in this thread
- ; CR1 = bne iff FPRs are in use
-
-LSaveFPRsIfNecessary:
- beq cr1,LExit ; FPRs not in use
- addi r6,r3,JMP_fp_base_addr
- rlwinm r6,r6,0,0,27 ; mask off low 4 bits to qw align
+ addi r6,r3,JMP_fp_base_addr ; point to base of FPR save area
+ stg r3,JMP_addr_at_setjmp(r3) ; remember original address of jmpbuf
+ clrrgi r6,r6,4 ; mask off low 4 bits to qw align
+ mffs f0 ; get FPSCR