]>
Commit | Line | Data |
---|---|---|
b37bf2e1 | 1 | /* |
6fe7ccc8 | 2 | * Copyright (C) 2012 Apple Inc. All rights reserved. |
b37bf2e1 A |
3 | * |
4 | * Redistribution and use in source and binary forms, with or without | |
5 | * modification, are permitted provided that the following conditions | |
6 | * are met: | |
7 | * 1. Redistributions of source code must retain the above copyright | |
8 | * notice, this list of conditions and the following disclaimer. | |
9 | * 2. Redistributions in binary form must reproduce the above copyright | |
10 | * notice, this list of conditions and the following disclaimer in the | |
11 | * documentation and/or other materials provided with the distribution. | |
12 | * | |
9dae56ea | 13 | * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS'' AND ANY |
b37bf2e1 A |
14 | * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
15 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR | |
9dae56ea | 16 | * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR |
b37bf2e1 A |
17 | * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, |
18 | * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, | |
19 | * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR | |
20 | * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY | |
21 | * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
22 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
23 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
24 | */ | |
25 | ||
6fe7ccc8 A |
26 | #ifndef AbstractPC_h |
27 | #define AbstractPC_h | |
b37bf2e1 | 28 | |
6fe7ccc8 | 29 | #include "MacroAssemblerCodeRef.h" |
9dae56ea | 30 | |
6fe7ccc8 | 31 | namespace JSC { |
9dae56ea | 32 | |
93a37866 | 33 | class VM; |
6fe7ccc8 A |
34 | class ExecState; |
35 | struct Instruction; | |
9dae56ea | 36 | |
6fe7ccc8 A |
37 | class AbstractPC { |
38 | public: | |
39 | AbstractPC() | |
40 | : m_pointer(0) | |
41 | , m_mode(None) | |
42 | { | |
43 | } | |
44 | ||
93a37866 | 45 | AbstractPC(VM&, ExecState*); |
6fe7ccc8 A |
46 | |
47 | #if ENABLE(JIT) | |
48 | AbstractPC(ReturnAddressPtr ptr) | |
49 | : m_pointer(ptr.value()) | |
50 | , m_mode(JIT) | |
51 | { | |
52 | } | |
53 | ||
54 | bool hasJITReturnAddress() const { return m_mode == JIT; } | |
55 | ReturnAddressPtr jitReturnAddress() const | |
56 | { | |
57 | ASSERT(hasJITReturnAddress()); | |
58 | return ReturnAddressPtr(m_pointer); | |
59 | } | |
60 | #endif | |
9dae56ea | 61 | |
6fe7ccc8 A |
62 | bool isSet() const { return m_mode != None; } |
63 | bool operator!() const { return !isSet(); } | |
64 | ||
65 | private: | |
66 | void* m_pointer; | |
67 | ||
68 | enum Mode { None, JIT, Interpreter }; | |
69 | Mode m_mode; | |
70 | }; | |
9dae56ea | 71 | |
4e4e5a6f | 72 | } // namespace JSC |
6fe7ccc8 A |
73 | |
74 | #endif // AbstractPC_h | |
75 |