2 * Copyright (c) 2000 Apple Computer, Inc. All rights reserved.
4 * @APPLE_LICENSE_HEADER_START@
6 * The contents of this file constitute Original Code as defined in and
7 * are subject to the Apple Public Source License Version 1.1 (the
8 * "License"). You may not use this file except in compliance with the
9 * License. Please obtain a copy of the License at
10 * http://www.apple.com/publicsource and read it before using this file.
12 * This Original Code and all software distributed under the License are
13 * distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, EITHER
14 * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,
15 * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT. Please see the
17 * License for the specific language governing rights and limitations
20 * @APPLE_LICENSE_HEADER_END@
27 Lovingly crafted by Bill Angell using traditional methods and only natural or recycled materials.
28 No animal products are used other than rendered otter bile and deep fried pork lard.
34 #include <ppc/proc_reg.h>
35 #include <ppc/exception.h>
36 #include <mach/machine/vm_param.h>
41 ; General stuff what happens here:
42 ; 1) All general context saved, interrupts off, translation off
43 ; 2) Vector and floating point disabled, but there may be live context.
44 ; This code is responsible for saving and restoring what is used. This
45 ; includes exception states, java mode, etc.
46 ; 3) No attempt is made to resolve page faults. PTE misses are handled
47 ; automatically, but actual faults (ala copyin/copyout) are not. If
48 ; a fault does occur, the exception that caused entry to the emulation
49 ; routine is remapped to either an instruction or data miss (depending
50 ; upon the stage detected) and redriven through the exception handler.
51 ; The only time that an instruction fault can happen is when a different
52 ; processor removes a mapping between our original fault and when we
53 ; fetch the assisted instruction. For an assisted instruction, data
54 ; faults should not occur (except in the MP case). For a purely
55 ; emulated instruction, faults can occur.
57 ; Emulation algorithms cloned from MacOS 9 code.
59 ; Assumes that R2 = per_proc_area
65 .globl EXT(AltivecAssist)
69 mfmsr r20 ; Get the current MSR
70 li r10,emvr0 ; Point to the vector savearea
71 oris r20,r20,hi16(MASK(MSR_VEC)) ; Turn on vector
72 mtmsr r20 ; Turn on vector
75 li r11,emvr1 ; Another savearea
76 stvxl v0,r10,r2 ; Save V0
77 stvxl v1,r11,r2 ; Save V1
78 vspltisw v0,1 ; Set a 1 in V0
79 vspltisw v1,8 ; Get half of the shift
80 vslw v0,v0,v1 ; Shift half way
81 vslw v0,v0,v1 ; Shift the rest of the way (we now have 0x00010000)
82 mfvscr v1 ; Get the VSCR
83 vor v1,v1,v0 ; Turn off Java mode
84 lvxl v0,r10,r2 ; Restore V0
85 mtvscr v1 ; Set Java mode off
86 lvxl v1,r11,r2 ; Restore V1
88 li r11,T_IN_VAIN ; We are all done
89 b EXT(EmulExit) ; We are done, no tracing on...